DiSTI and TES Electronics Solutions are Driving Down the Costs to Develop On-Screen Displays
The use of FPGA (field programmable gate array) technology, coupled with the high-end GL Studio user interface development tool supporting industry standard OpenGL & OpenGL ES graphics APIs, allows the embedded display development community to produce high quality graphics content with a shorter time-to-market, insulation against hardware end-of-life, ability to re-program in the field to fix bugs, and lowers non-recurring engineering costs.
“This new product integration with D/AVE 2D from TES Electronic Solutions will provide unprecedented power and flexibility in generating compelling on-screen displays at a fraction of the traditional development and deployment costs,” says Darren Humphrey, Chief Technology Officer for DiSTI. “The Automotive and Aerospace industries have been waiting for this breakthrough technology to expand the limits of what they can do with display development and we are proud to be at the forefront of this technology.”
The sample interface, developed by DiSTI using GL Studio as a proof-of-concept demonstrator, illustrates a multifunction automotive on-screen display featuring dashboard instrumentation, environmental controls, entertainment controls, and system diagnostics. A complete development environment will be demonstrated at the SAE World Congress to showcase how rapidly and effortlessly automotive manufacturers can develop these new, next generation displays.
|
TES Electronic Solutions SA Hot IP
Related News
- Imagination and Telechips drive automotive display diversity with hardware virtualization
- The Automotive Industry is driving down acceptable chip defect levels
- eDisplay Port / Display Port v1.4 Tx PHY and Controller IP in 40ULP and 12FFC process nodes for lagless and pure UHD Displays is available for immediate licensing
- CAST IP Helps Socionext Develop Advanced Autonomous Driving Systems
- MIPI Alliance Releases Specifications to Streamline Integration of In-Vehicle Displays, Add Functional Safety to Display Data Streams
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |