English
NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Prism Announces Mindspeed Technologies to License Interconnect IP
Licensed IP for TSMC 40G Includes DDR3/2 Combo PHY and Multi-Protocol SerDes
SANTA CLARA, CA -- April 21, 2009 -- Prism Circuits, Inc., The Interconnect IP Company, today announced that Mindspeed Technologies, Inc. has licensed Prism's multi-protocol SerDes (Serial/Deserializer) and DDR3/2 PHY solutions for its ASICs. Prism's IP provides Mindspeed with a high-performance and low-power interconnect solution for implementation on TSMC's 40G process technology.
"The SerDes requirements for our ASICs are demanding and cover many protocols," said Anil Mankar, Mindspeed's Senior Vice President of VLSI Engineering. "Prism's DDR3/2 PHY and multi-protocol SerDes are top in class. They give us a flexible IP solution that simplifies the design process without compromising performance, power or silicon die area."
Prism's multi-protocol SerDes solution is a macro that leverages a scalable silicon proven architecture that offers datarates from 1.25 Gbps to 10.3125 Gbps. The protocols include, but are not limited to, SGMII, SRIO, PCI Express, USB 3.0, XAUI, SATA and 10G KR.
Prism's DDR3/2 Combo PHY solution is available in both wirebond and flipchip configurations. Offering a choice of 1.8V or 2.5V IO FETs, the DFI Compliant DDR PHYs support datarates up to 2133Mbps.
"Our customers are faced with design challenges that call for both high performance and low power in order to meet their application requirements," said Sundari Mitra, Prism's CEO. "Mindspeed is renowned for its cutting-edge chip designs, and we are pleased to provide our innovative Interconnect IP for its chip designs."
Prism's SerDes and DDR3/2 solutions are available for licensing in 65nm and 45nm processes at Fujitsu and TSMC. Availability at other process nodes and foundries will be announced shortly.
About Prism Circuits, Inc.
Prism Circuits, a privately held company, is a leading supplier of high quality parallel and serial interconnect IP. Prism's silicon proven portfolio includes DDR3/2 Combo PHYs as well as SerDes IP that support datarates from SGMII (1.25Gbps) to 10G KR. These also include XAUI (3.125Gbps and 6.25Gbps), USB 3.0 (5Gbps), PCI Express Gen1 (2.5Gbps) and Gen2 (5.0Gbps), SATA I, II, and III. For more information please see http://www.prismcircuits.com
SANTA CLARA, CA -- April 21, 2009 -- Prism Circuits, Inc., The Interconnect IP Company, today announced that Mindspeed Technologies, Inc. has licensed Prism's multi-protocol SerDes (Serial/Deserializer) and DDR3/2 PHY solutions for its ASICs. Prism's IP provides Mindspeed with a high-performance and low-power interconnect solution for implementation on TSMC's 40G process technology.
"The SerDes requirements for our ASICs are demanding and cover many protocols," said Anil Mankar, Mindspeed's Senior Vice President of VLSI Engineering. "Prism's DDR3/2 PHY and multi-protocol SerDes are top in class. They give us a flexible IP solution that simplifies the design process without compromising performance, power or silicon die area."
Prism's multi-protocol SerDes solution is a macro that leverages a scalable silicon proven architecture that offers datarates from 1.25 Gbps to 10.3125 Gbps. The protocols include, but are not limited to, SGMII, SRIO, PCI Express, USB 3.0, XAUI, SATA and 10G KR.
Prism's DDR3/2 Combo PHY solution is available in both wirebond and flipchip configurations. Offering a choice of 1.8V or 2.5V IO FETs, the DFI Compliant DDR PHYs support datarates up to 2133Mbps.
"Our customers are faced with design challenges that call for both high performance and low power in order to meet their application requirements," said Sundari Mitra, Prism's CEO. "Mindspeed is renowned for its cutting-edge chip designs, and we are pleased to provide our innovative Interconnect IP for its chip designs."
Prism's SerDes and DDR3/2 solutions are available for licensing in 65nm and 45nm processes at Fujitsu and TSMC. Availability at other process nodes and foundries will be announced shortly.
About Prism Circuits, Inc.
Prism Circuits, a privately held company, is a leading supplier of high quality parallel and serial interconnect IP. Prism's silicon proven portfolio includes DDR3/2 Combo PHYs as well as SerDes IP that support datarates from SGMII (1.25Gbps) to 10G KR. These also include XAUI (3.125Gbps and 6.25Gbps), USB 3.0 (5Gbps), PCI Express Gen1 (2.5Gbps) and Gen2 (5.0Gbps), SATA I, II, and III. For more information please see http://www.prismcircuits.com
|
||||||
Related News
- Rambus Announces IBM to License Multi-protocol Serdes
- 16G Multiprotocol Serdes IP Core with different Interface protocols for your High-Speed interconnect requirements in 28HPC+ process technology is available for immediate licensing
- MosChip Announces Multi-Protocol Long Range 8G SerDes PHY in 28nm
- Synopsys Delivers Industry's First Multi-Protocol 25G PHY IP in 7-nm FinFET Process
- Analog Bits to present half-power, multi-protocol SERDES at TSMC Open Innovation Platform Ecosystem Forum
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
|
E-mail This Article | 
|
|
Printer-Friendly Page |