HDL Design House announces high performance AHB SPI flash memory controller (HIP 3100)
The main features of the HIP 3100 AHB SPI flash memory controller IP core are:
- SPI flash memory controller with AHB slave interface
- Decodes and executes SPI flash memory instructions issued by AHB master
- Provides accurate control signals timing on SPI flash memory interface
- Allows efficient data transfers (read/write) between AHB master and SPI flash memories
- Set of configuration registers to control efficient data transfer between AHB master and SPI flash memories and facilitate software control of the SPI controller
- Offloads AHB master from executing data transfer and controlling the SPI flash memories
- Provides the information about the status and outcome of data transfer to AHB master by interrupt mechanism and status register
- Supports hierarchical organization of SPI flash memories:
- up to 4 SPI flash memory clusters
- up to 4 SPI flash memories in each cluster
- Data transfers can be executed in parallel at SPI memory cluster level providing additional offload level for AHB master
- Dual port Tx/Rx FIFO for each flash memory cluster
The HIP 3100 IP core is available now.
If you are interested in finding out more about the HIP 3100 IP core, please visit www.hdl-dh.com or download the datasheet from the following link: http://www.hdl-dh.com/ipproducts.html
|
Related News
- IntelliProp Announces High Performance SATA SSD Flash Controller
- Pixelworks Selects Uniquify's DDR Memory Controller Subsystem IP for System Performance, Field Reliability in its 4Kx2K Ultra High Definition TVs, Digital Projector Solutions
- Evatronix Boosts the Performance of Its ONFi NAND Flash Memory Controller IP
- HDL Design House announces high performance serializer deserializer (SerDes) for Serial Rapid IO protocol 2.1 (HIPA 21000) IP core
- High Performance DDR3 SDRAM Controller from Eureka Technology Supports AHB and AXI Bus Interface.
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |