TSMC Reports First Quarter EPS of NT$0.06
Year-over-year, first quarter revenue decreased 54.8% while net income and diluted EPS decreased 94.5% and 94.4%, respectively. Compared to fourth quarter of 2008, first quarter results represent a 38.8% decrease in revenue, and a decrease of 87.5% in net income and in diluted EPS. All figures were prepared in accordance with R.O.C. GAAP on a consolidated basis.
As a result of deepening economic recession worldwide and customers’ inventory adjustment, first quarter saw a sharp decline in the demand for semiconductors across all applications. Gross margin for the quarter was 18.9%, operating margin was 3.1%, and net margin was 3.9%.
Advanced process technologies (0.13-micron and below) accounted for 65% of wafer revenues with 90-nanometer process technology accounting for 25%, 65-nanometer 23%, and 45/40 nanometer reaching 1% of total wafer sales.
“Although global economic conditions continue to decline, a few signs of economic stabilization began to emerge. Consumption of electronics in the last two quarters exceeded production and surpassed semiconductor companies’ low expectations. Meanwhile, companies began to launch new products, while China started implementing various stimulus programs. The dynamic has resulted in a substantial increase in order levels. After sharp declines in two consecutive quarters, TSMC is seeing a strong rebound in its second quarter business and believes overall business in the second half of 2009 will be considerably better than that of the first half,” said Lora Ho, VP and Chief Financial Officer of TSMC. “Based on our current business outlook, management expects overall performance for second quarter 2009 to be as follows”:
- Revenue is expected to be between NT$71 billion and NT$74 billion;
- Gross profit margin is expected to be between 43.5% and 45.5%;
- Operating profit margin is expected to be between 30.5% and 32.5%.

|
Related News
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |