Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
New Actel Design Examples Boost Productivity for Low-Power Designers
The design examples are optimized for use with Actel's low power ProASIC®3 FPGAs and IGLOO® FPGAs, including the lowest power FPGAs in the industry, IGLOO nano. In addition, the design examples are specifically targeted at designs requiring a low-power companion solution for input/output (I/O) expansion, interface conversion, or power and clock management.
The eight new design examples showcase commonly used functions in power management, display control, system clock generation, level shifting and I/O expansion/bridging. Actel low-power FPGAs are a perfect fit when small footprint or high I/O count is needed to complement low-power processors or improve performance in low-cost microcontroller-based systems.
Newly Released Design Examples from Actel
- GPIO Expansion Using UART
- UART-to-SPI Interface
- Implementing an OLED Controller Parallel Interface
- SPI-to-I2C Interface
- Using IGLOO and ProASIC3 FPGAs as a System Power Sequencer
- Clock Generation and Distribution
- Microcontroller I/O Expander
- Level Shifter
To view and download the newly released design examples: http://www.actel.com/download/examples/default.aspx
For more information on IGLOO devices: http://www.actel.com/products/iglooseries/default.aspx
For more information on ProASIC3 devices: http://www.actel.com/products/pa3series/default.aspx
About Actel
Actel is the leader in low-power FPGAs and mixed-signal FPGAs, offering the most comprehensive portfolio of system and power management solutions. Power Matters. Learn more at www.actel.com.
|
Microsemi Hot IP
Related News
- Microchip Adds Second Development Tool Offering for Designers Using Its Low-Power PolarFire RISC-V SoC FPGA for Embedded Vision Applications at the Edge
- Leti launches new Silicon Impulse FD-SOI Development Program, to Help Designers Broaden the Use of FD-SOI for Low-power Applications
- Cadence Incisive Enterprise Simulator Improves Low-Power Verification Productivity By 30%
- Denso Gains Significant Productivity and Quality-of-Results Advantages with Cadence Mixed-Signal, Low-Power Solutions
- Actel's Low-Power FPGAs Take to the Sky With Boeing's 787 Dreamliner
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |