Paradigm Works Announces VMM 1.0 enhancements to its SystemVerilog FrameWorks VMM Template Generator software
Andover, MA -- May 4, 2009 -- Paradigm Works, Inc., a world-class leader in ASIC and FPGA technology and development services, today announced VMM 1.0 enhancements to its SystemVerilog FrameWorks™ VMM Template Generator software. The VMM Template Generator takes user input parameters and automatically creates a functional framework for an VMM compliant verification environment. Today's release includes enhanced features such as:
- Integration with VMM Open Source Library
- User Defined Base Class Support
- Runs on Both VCS and Questa
- Best Practice VIP Structure for Easy Customization and Reuse
- Testbench with Scoreboard Wrapper and Shutdown Manager Wrapper for Maximum Reusability
- User Guide to Assist Customization of the Generated Testbench
The SystemVerilog FrameWorks™ VMM Template Generator is available for free! Click here to create your VMM environment!
Coming Soon!
- VMM 1.1 Support!
- Release as an Open Source package via SourceForge.net!
|
Related News
- Paradigm Works Announces SystemVerilog FrameWorks Template Generator Support for UVM
- SystemVerilog FrameWorks VMM Template Generator Upgraded for VMM 1.1
- Paradigm Works Announces that VerificationWorks is Now UVM 1.0 Compliant
- Paradigm Works Releases Free Open Source Software for VMM-based Verification
- Paradigm Works Releases UVM 1.x VerificationWorks
Breaking News
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
- Alphawave Semi Audited Results for the Year Ended 31 December 2023
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |