English
Qualcore initiates standard cell library development-new business wing
Sunnyvale, Calif. -- May 7, 2009 - QualCore Logic, an intellectual property (IP) and full-service, mixed-signal application specific integrated circuit (ASIC) realization company today announced that it added Standard cell library development as its new business wing.
For more information on standard cell Click Here
Availability
These cores are available now for licensing. Pricing is available upon request.
For more details, visit the QualCore Logic website located at: http://www.qualcorelogic.com/.
About QualCore Logic
Founded in 1994, QualCore Logic is a leading provider of digital, mixed-signal and analog intellectual property (IP) for system-on-chip (SoC) designs. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon. It operates design and support centers in Sunnyvale, Calif., and Hyderabad, India, with more than 200 design engineers. Corporate headquarters is located at: 1289 Anvilwood Avenue, Sunnyvale, Calif. 94089. Web Site: http://www.qualcorelogic.com/
For more information on standard cell Click Here
Availability
These cores are available now for licensing. Pricing is available upon request.
For more details, visit the QualCore Logic website located at: http://www.qualcorelogic.com/.
About QualCore Logic
Founded in 1994, QualCore Logic is a leading provider of digital, mixed-signal and analog intellectual property (IP) for system-on-chip (SoC) designs. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon. It operates design and support centers in Sunnyvale, Calif., and Hyderabad, India, with more than 200 design engineers. Corporate headquarters is located at: 1289 Anvilwood Avenue, Sunnyvale, Calif. 94089. Web Site: http://www.qualcorelogic.com/
|
||||||
Related News
- SilTerra Leverages Silvaco's Library Characterization and Optimization Tools to Boost Efficiency in the Development of its Foundry Standard Cell IPs
- Agile Analog launches new Digital Standard Cell Library
- Alphacore To Develop Rad-Hard CMOS Standard Cell Library, Meeting DOD Standards, For U.S. Navy
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- Faraday Unveils M1+ Library with Enhanced Routability on UMC 28HPC Process
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
|
E-mail This Article | 
|
|
Printer-Friendly Page |