USB 3.2 Gen2x2 with PIPE 4.3 and USB2.0 with UTMI+ interface
PLDA Achieves IP Success with Cadence SuperSpeed USB (USB 3.0) Verification IP
SAN JOSE, Calif. -- May 18, 2009 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), the leader in global electronic design innovation, today announced that PLDA, a leading provider of semiconductor intellectual property (IP) specializing in high-speed interconnect protocols and technologies, utilized Cadence® Incisive® USB 3.0 (SuperSpeed USB) verification IP (VIP) to achieve IP success for its commercial USB 3.0 design IP. PLDA said the Cadence Incisive VIP helps ensure top-quality results are delivered within time-to-market requirements.
Cadence Incisive USB 3.0 VIP improves verification quality, predictability and productivity as part of the Cadence enterprise verification solution. Part of the company’s broad-ranging VIP portfolio encompassing more than 30 protocols, the SuperSpeed USB VIP provides the ability to measure functional metrics and validate protocol compliance, attaining much higher levels of automation than alternative approaches. Introduced in November 2008, the VIP supports the multi-language Open Verification Methodology (OVM) and works seamlessly with the Incisive Enterprise Simulator, Incisive Enterprise Specman, Incisive Formal Verifier, and Incisive Enterprise Manager.
“The Cadence SuperSpeed USB VIP is helping PLDA to be one of the first IP vendors to reach the market, while ensuring it will be among the highest quality products available,” said Stephane Hauradou, chief technology officer of PLDA. “Using the Cadence VIP is enabling PLDA to achieve significantly greater functional coverage results.”
Jeff Ravencraft, president and chairman, USB-Implementers Forum, said, “The USB-IF is pleased to have Cadence as a SuperSpeed USB verification IP provider to help speed the delivery of high-quality SuperSpeed USB 3.0 devices to the marketplace.”
The Cadence commitment to USB engineering teams is underscored by its sponsorship of and participation in the SuperSpeed USB Developers Conference in Tokyo, Japan, May 20 and 21.
“Companies like PLDA and many others are increasingly relying on Cadence verification IP to ensure high quality while maintaining their time-to-market delivery schedules,” said Michal Siwinski, marketing group director of Enterprise Verification at Cadence. “Given the growing verification challenges faced by our customers, we’re seeing very strong adoption of verification IP to reduce project cost risks, with our SuperSpeed USB VIP being adopted rapidly.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software and hardware, methodologies, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Search Verification IP
Cadence Hot IP
Related News
- Cadence USB 3.0 Host Solution on TSMC 16nm FinFET Plus Process Achieves Industry Certification
- Sibridge Technologies USB 3.0 Verification IP offers predictable success for comprehensive verification
- PLDA USB 3.0 IP Reaches Key Milestone with 100th Design Win
- Mentor Graphics Delivers Emulation Solutions for the Verification of USB SuperSpeed (3.0) Products
- Synopsys' DesignWare SuperSpeed USB 3.0 IP Achieves More Than 40 Design Wins
Breaking News
- IAR Systems fully supports the brand-new Industrial-Grade PX5 RTOS
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Fluent.ai Offers Embedded Voice Recognition for Cadence Tensilica HiFi 5 DSP-Based True Wireless Stereo Products
- intoPIX to feature TicoXS FIP technology for premium 4K & 8K AVoIP wireless AV at ISE 2023
- Sevya joins TSMC Design Center Alliance
Most Popular
- Weebit Nano nears productisation, negotiating initial customer agreements
- Cadence Quantus FS Solution, a 3D Field Solver, Achieves Certification for Samsung Foundry's SF4, SF3E and SF3 Process Technologies
- Sevya joins TSMC Design Center Alliance
- Avery Design Systems and CoMira Announce Partnership To Enable UCIe-Compliant Chiplet Design
- Open Compute Project Foundation and JEDEC Announce a New Collaboration
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |