ARM Chooses Jasper, a Leader in Formal Technology, to Reduce Verification Costs, Increase Quality and Design Enablement MOUNTAIN VIEW, Calif.-- May 19, 2009 --
Jasper Design Automation, provider of advanced formal technology solutions, today announced its JasperGold® Verification System has been adopted by ARM.
John Goodenough, ARM Director of Design Technology, commented, “ARM is applying Jasper technology to the design and verification of increasingly sophisticated IP, with a view to increased assurance levels, reduced verification effort, and lower risk and support costs.”
JasperGold is enabling ARM to address IP development needs through application of formal verification to complex processor designs, utilizing JasperGold’s proof engines as well as productivity enhancers such as advanced visualization, Design Tunneling™ and Proof Accelerators™. Goodenough stated, “JasperGold capabilities will assist in proving complex IP such as the ARM® Cortex™ family of products, in reducing the burden of constrained random simulation, and in formalizing IP specifications for new IP.” JasperGold is being used by design teams in multiple ARM design centers worldwide.
JasperGold provides rapid bug detection and debug as well as end-to-end full proofs of expected design behavior, and is a production-proven formal verification solution that enables seamless scalability from formal assertion-based verification (ABV) to exhaustive end-to-end proofs of microarchitecture-level properties. Jasper’s Proof Accelerators speed up formal proofs to significantly reduce verification complexity, and combined with Design Tunneling can perform full proofs on properties that have previously failed to converge.
Jasper supported ARM to achieve an ambitious set of verification goals, including the establishment of a methodology for developing, debugging, and proving high-level properties. This required a powerful solution to reveal bugs otherwise missed by simulation while gaining the confidence of ARM engineers. Goodenough said, “ARM utilizes multiple verification methodologies and strategies including formal verification. Success with formal verification is highly dependent on good methodology. JasperGold provides the supporting methodology and workflows that allow us to tackle more complex and higher value properties than previously. Complete proofs of appropriate high-level properties will further increase assurance levels of ARM products.” About Jasper Design Automation
Jasper delivers industry-leading EDA software solutions for semiconductor design, verification, and reuse, based on the state-of-the-art formal technology. Customers include worldwide leaders in wireless, consumer, computing, and networking electronics, with over 100 successful chip deployments. Jasper, headquartered in Mountain View, California, is privately held, with offices and distributors in North America, South America, Europe, and Japan. Visit www.jasper-da.com
for Targeted ROI: reducing risks; increasing design, verification and reuse productivity; and accelerating time to market.