English
WideSail Technologies announces availability of their 10 Gb Ethernet FEC Decoder
Montreal, QC - May 20, 2009 - WideSail announces general availability of their new NIAGARAflow LDPC error correcting decoder core for 10 GbE. This core outperforms the competition in every metric including power consumption, throughput, latency and output Bit Error Rate. It is compliant with the 10 GbE standard (IEEE 802.3an) but can also be adapted to many other similar applications.
"We have spent many months polishing and perfecting this core through early customer engagements.", says Gord Harling, President and CEO of WideSail, "We are very pleased to announce its availability and to provide detailed data on its operation and benefits."
About WideSail Technologies
WideSail develops high performance error correction technology and is a world leader in the application of Low Density Parity Check (LDPC) decoding. WideSail's technology addresses the errors that occur during wired and wireless digital communications, as well as in semiconductor and magnetic storage devices. It's products provide excellent error correction performance at very high speeds with much lower power than competing technologies. For more information, visit www.widesail.com
"We have spent many months polishing and perfecting this core through early customer engagements.", says Gord Harling, President and CEO of WideSail, "We are very pleased to announce its availability and to provide detailed data on its operation and benefits."
About WideSail Technologies
WideSail develops high performance error correction technology and is a world leader in the application of Low Density Parity Check (LDPC) decoding. WideSail's technology addresses the errors that occur during wired and wireless digital communications, as well as in semiconductor and magnetic storage devices. It's products provide excellent error correction performance at very high speeds with much lower power than competing technologies. For more information, visit www.widesail.com
|
||||||
Related News
- Toshiba Announces Immediate IP Subsystem Availability of 10 Gigabit Ethernet for Custom LSI Platforms
- Rianta Releases 400G/800G Optimized Single Channel PCS/FEC IP Core for Ethernet ASICs and SoCs
- Rianta Releases Ethernet MAC/PCS/FEC IP Suite for ASICs targeting Datacenter, Networking and 5G Mobile Infrastructure
- SmartDV Announces Availability of Ethernet TSN Design IP
- IEEE Publishes IEEE 802.3cc-2017 25 Gb/s Ethernet Standard for Enhanced Enterprise and Metro Network Applications Over Fiber
Breaking News
- Alphawave Announces Successful Bringup of 5nm ALPHACORE100 IP
- China TSMC Rival HSMC Runs Out of Cash, Ex-CEO Says
- CEVA's Bluetooth Low Energy 5.2 Platform is First IP to Receive Bluetooth SIG Qualification
- Audio Weaver + TalkTo reference design now available on Qualcomm QCS400 series of audio System-on-Chips (SoCs)
- North American Semiconductor Equipment Industry Posts October 2020 Billings
Most Popular
- Xilinx Collaborates With Texas Instruments to Develop Energy Efficient 5G Radio Solutions
- Mentor joins Nano 2022 R&D program to foster innovation in semiconductor design and verification
- Bouffalo Lab Standardizes on SiFive RISC-V Embedded CPU Core IP for New IoT Products
- Ultra-low power GNSS Multi-Constellation Digital IP Core licensed to a European Semiconductor company for battery powered IOT & Wearable applications
- Marvell Announces Industry's First 112G 5nm SerDes Solution for Scaling Cloud Data Center Infrastructure
|
E-mail This Article | 
|
|
Printer-Friendly Page |