English
CAST Expands Video IP Cores Line with New Video Deinterlacer
Woodcliff Lake, NJ -- June 4, 2009 -- Semiconductor IP provider CAST Inc. has released a new Basic Video Deinterlacer IP core (www.cast-inc.com/cores/vdint) .
The new core converts incoming interlaced video to progressive video format for further processing or display. It accepts an industry- standard 8-bit ITU-R BT.656 video stream for wide compatibility, and its lean processing means it requires little ASIC or FPGA area and causes practically no video transmission delay.
The Basic Video Deinterlacer core works standalone in a variety of applications, and will provide integrated support for CAST's upcoming revised H.264 1080p Video Encoder IP core.
Call +1 201-391-8300, email info@cast-inc.com, or visit www.cast-inc.com for more information.
The new core converts incoming interlaced video to progressive video format for further processing or display. It accepts an industry- standard 8-bit ITU-R BT.656 video stream for wide compatibility, and its lean processing means it requires little ASIC or FPGA area and causes practically no video transmission delay.
The Basic Video Deinterlacer core works standalone in a variety of applications, and will provide integrated support for CAST's upcoming revised H.264 1080p Video Encoder IP core.
Call +1 201-391-8300, email info@cast-inc.com, or visit www.cast-inc.com for more information.
|
||||||
CAST, Inc. Hot IP
Related News
- CAST Expands Streaming Video IP Line with Motion JPEG Subsystem
- CAST Expands Popular UDP/IP Networking Cores Line
- New Video Compressor and Camera Processor Cores Expand CAST's IP Line
- CAST 8051 IP Line Expands with IAR Systems Tool Support and New Tiny 8-bit MCU
- Silicon Image Expands IP Portfolio With High-Quality Video Processing Technology
Breaking News
- Codasip Extends SweRV Support Package to Include Western Digital SweRV EH2 & EL2 RISC-V Cores
- First-Quarter 2020 Global Semiconductor Equipment Billings Up 13 Percent Year-Over-Year
- UltraSoC enables ultra-high-speed closed-chassis analytics and debug over Synopsys USB3
- NEUCHIPS Announces World's First Deep Learning Recommendation Model (DLRM) Accelerator: RecAccel
- Imagination announces next-generation IEEE 802.11ax/Wi-Fi 6 IP for low-power applications
Most Popular
- Texas Instruments Maintains Firm Grip As World's Top Analog IC Supplier
- Cloud Computing Is Changing Everything About Electronic Design
- Global Semiconductor Sales Decrease 1.2 Percent Month-to-Month in April
- Dolphin Design unveils SPIDER, a turnkey platform to accelerate the design of energy efficient power management systems
- Chip Equipment Becomes Trade War's Latest Battlefield
|
E-mail This Article | 
|
|
Printer-Friendly Page |