NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Dolphin Integration launches the design of a SoC as an Archipelago for leakage control with the PERK cell Library
Dolphin Integration’s offering is based on a “Power Extinction and Retention Kit” (PERK) enabling the easy structuring for Extinction Islets as well as the effective recourse to Retention flip-flops in Retention Islets.
Obviously an Extinction Islet makes possible a complete extinction of the logic functions, a Retention Islet enables to preserve data. But both islets allow a drastic reduction of leakage without excessive area increase, making them the ideal complement to the HD-BTF stem for ultra low leakage: static consumption of a functional block is divided by up to 5,000 thanks to its embedding in an islet!
Dolphin Integration is the first IP provider to propose such a solution for leakage reduction with a straightforward implementation, completely specified and endowed with scripts, making it directly compatible with standard EDA flows.
Retention/Extinction islets now released in TSMC 65 nm LP process.
For more information about such Power Islets, click here
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/sesame
|
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- TSMC's Extremely Low Leakage Devices on 180nm eLL process empowers Dolphin Integration's IP offering
- Dolphin Integration enables 1P3M/1P4M SoC designs at 180 nm with their ultra high density standard cell library
- Dolphin Integration launches their SESAME library for High Voltage and Low Leakage in 0.18 µm
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |