Noesis Technologies Releases Fully Configurable Interleaver-Deinterleaver IP
The ntINT_DEINT is a fully configurable interleaver-deinterleaver compliant to a variety of industry standards such as DVB, ATSC, IEEE 802.16 e.t.c.
Its main features are the following:
- Supports Rectangular Block or Convolutional (de) interleaving.
- Rectangular Block (de) interleaver configuration:
- Block size
- Number of rows
- Number of columns
- Rows and/or columns permutations
- Convolutional (de) interleaver configuration:
- Number of branches
- Configurable branch length
- Supports continuous block data flow
- Configurable number of bits per symbol.
- Handshaking logic for I/O data flow control.
- Fully synchronous design, using single clock.
ntINT_DEINT is available under a flexible licensing scheme as parameterizable VHDL or Verilog source code or as a fixed netlist in various FPGA target technologies.
About Noesis Technologies
Noesis Technologies is a leading provider of Forward Error Correction IP core solutions. Noesis Technologies specializes in the design, development and marketing of high quality, cost effective communication IP cores and provides VLSI design services. Its field of expertise include Forward Error Correction, Cryptography and Networking technology. In these fields, a broad range of high quality IP cores are offered.
Noesis IP cores have been licensed worldwide and its impressive list of customers ranges from large companies to dynamic startups in diverse market sectors such telecommunications, networking, military, industrial control and lower-power portable.
For more information and detailed datasheets please email your request at info@noesis-tech.com
|
Noesis Technologies Hot IP
Related News
- Noesis Technologies releases a fully configurable FFT/IFFT processor
- Noesis Technologies releases fully configurable N-point FFT/IFFT core
- Noesis Technologies releases its Ultra High Speed FFT/IFFT processor IP Core
- Noesis Technologies releases its XTS mode AES processor IP Core
- DCD Presents the DBLCD32, a Fully Configurable, Universal LCD/TFT Display Controller
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |