Agnisys announces free download of a smart IP Documentation tool
“We would like users to experience, first hand, how easy it is to use this tool without the need to learn a new language or GUI. It streamlines your documentation and generates consistent code. All this while knowing that your all important data is under your complete control, stored in an international standard format”, said Anupam Bakshi, CEO of Agnisys, Inc.
IDesignSpec enables design teams to create specification for IP and SoCs and automatically generate several views such as VHDL, Verilog, SystemVerilog, C/C++ header files, IP-XACT, SystemRDL, testbench code, and documentation in various formats. This saves time and improves quality and time-to-market for developing IP and SoCs.
The free version is available as an OpenOffice.org extension from the OpenOffice.org’s extension site. It enables users to use the editor to create IP specification and check consistency errors on data entry right in the document. It is available from http://extensions.services.openoffice.org/project/idesignspec
The paid version enables complete SoC development and generates many more derived views.
About OpenOffice.org
OpenOffice.org is the leading open-source office software suite for word processing, spreadsheets, presentations, graphics, databases and more. It is available in many languages and works on all common computers. It stores all your data in an international open standard format and can also read and write files from other common office software packages. It can be downloaded and used completely free of charge for any purpose. Visit http://openoffice.org for more information.
About Agnisys, Inc.
Agnisys develops tools and provides services for the design of FPGAs, ASICs and Systems. Its’ mission is to bring high ROI design/verification products to market and provide exceptional services to its customers. Visit http://agnisys.us for more details.
|
Related News
- SignatureIP launches its new iNoCulator NoC configuration tool with a free trial offer
- Feature-rich RISC-V IDE Available for Free Download
- Dolphin Integration makes available in free download its innovative IDE SmartVision, for the RISC-V ecosystem
- RTOS Synthesis Tool SynthOS Goes Online For Free
- Agnisys Offers Free Register Generator for UVM
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |