Agnisys announces free download of a smart IP Documentation tool
“We would like users to experience, first hand, how easy it is to use this tool without the need to learn a new language or GUI. It streamlines your documentation and generates consistent code. All this while knowing that your all important data is under your complete control, stored in an international standard format”, said Anupam Bakshi, CEO of Agnisys, Inc.
IDesignSpec enables design teams to create specification for IP and SoCs and automatically generate several views such as VHDL, Verilog, SystemVerilog, C/C++ header files, IP-XACT, SystemRDL, testbench code, and documentation in various formats. This saves time and improves quality and time-to-market for developing IP and SoCs.
The free version is available as an OpenOffice.org extension from the OpenOffice.org’s extension site. It enables users to use the editor to create IP specification and check consistency errors on data entry right in the document. It is available from http://extensions.services.openoffice.org/project/idesignspec
The paid version enables complete SoC development and generates many more derived views.
About OpenOffice.org
OpenOffice.org is the leading open-source office software suite for word processing, spreadsheets, presentations, graphics, databases and more. It is available in many languages and works on all common computers. It stores all your data in an international open standard format and can also read and write files from other common office software packages. It can be downloaded and used completely free of charge for any purpose. Visit http://openoffice.org for more information.
About Agnisys, Inc.
Agnisys develops tools and provides services for the design of FPGAs, ASICs and Systems. Its’ mission is to bring high ROI design/verification products to market and provide exceptional services to its customers. Visit http://agnisys.us for more details.
|
Related News
- SignatureIP launches its new iNoCulator NoC configuration tool with a free trial offer
- Feature-rich RISC-V IDE Available for Free Download
- Dolphin Integration makes available in free download its innovative IDE SmartVision, for the RISC-V ecosystem
- RTOS Synthesis Tool SynthOS Goes Online For Free
- Agnisys Offers Free Register Generator for UVM
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |