Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Cadence's Tality subsidiary cuts 200 jobs, closes design centers
![]() |
Cadence's Tality subsidiary cuts 200 jobs, closes design centers
By Semiconductor Business News
February 8, 2002 (6:00 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020208S0098
SAN JOSE -- Tality Corp. today announced it will eliminate 200 jobs and restructure its wireline communications business as it focuses more attention on its IC design and intellectual property (IP) business. The engineering services subsidiary of Cadence Design Systems Inc. said it will no longer provide board-level, mechanical and packaging services for data communication and telecom equipment. Tality's wireless business remains unchanged. "Our chip-level business has remained relatively healthy for the past 12 months despite the battering the communications industry as a whole has taken," said Brent Hudson, president of Tality. "With growth expected to return first to the chip sector of the industry, we need to focus our effort in order to fully capitalize on the market recovery. "Strengthening our IP position and continuing to build on our strong silicon design value proposition are our top priorities for the wireline communications segme nt of our business," he said. Tality will close its design centers in Ottawa, Lowell, Mass., and Noida, India. A restructuring charge of $25 million will be taken in the first quarter to cover severance, facility closures, and related asset write-offs, said the Cadence subsidiary.
Related News
- Philips Semi, Cadence's Tality unit team up in Bluetooth solutions
- Cadence Enables Next-Gen AI and HPC Systems with Industry's Fastest HBM4 12.8Gbps IP Memory System Solution
- Cadence and TSMC Advance AI and 3D-IC Chip Design with Certified Design Solutions for TSMC's A16 and N2P Process Technologies
- Silvaco Expands Product Offering with Acquisition of Cadence's Process Proximity Compensation Product Line
- AST SpaceMobile and Cadence Collaborate to Advance the World's First and Only Planned Space-Based Global Cellular Broadband Network
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |