NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
IP99: de Geus calls for core quality
![]() |
IP99: de Geus calls for core quality
By Peter Clarke, EE Times
March 24, 1999 (12:08 p.m. EST)
URL: http://www.eetimes.com/story/OEG19990324S0013
SANTA CLARA, Calif. Developers of intellectual property (IP) cores must tend to the quality and completeness of the design files representing their cores or risk undermining customer confidence in design reuse, according to Aart de Geus, president and chief executive officer of Synopsys Inc. (Mountain View, Calif.). De Geus made his call for quality in a keynote address to the IP99 conference and exhibition being held here, while adding a "mea culpa" regarding the early core offerings from Synopsys. De Geus also predicted that the numerous companies that comprise the middle ground in the market for third-party IP cores, currently offering standards-based functions such as bus interfaces, will disappear. The various complex commodity cores currently being touted by a large number of independent suppliers will either be taken into subscription libraries of basic building block functions at the low end of complexity, or provided as enab ling cores associated with proprietary "star IP" offerings, de Geus said. The middle ground, which has seen tumbling prices as competition has increased, has also been characterized by the necessity for extensive design service activity, partly because of the incompleteness of some offerings in that space, he said. "Intense collaboration is required with today's IP reuse design flow. Code transfer alone is not enough. Somehow you must also transfer the creator's knowledge with the IP," said de Geus. But using a design service contract to do that creates a business problem, he said. "That model does not scale," de Geus said. As a result, IP core developers should "apply attention to the mechanisms of quality," de Geus said. To that end, de Geus laid out a five-point "meta-quality" agenda that involved: the cleverness and appropriateness of a circuit design itself; a robust design-transfer and use methodology; the need to define the "usage envelope" of a core; a complete business model, including s upport. The last item on the meta-quality agenda was expressed simply in two words, "No bugs," and de Geus underlined its significance by referring to Synopsys's own synthesis tools. "If erroneous logic was generated by synthesis it would be the highest-level catastrophe, because all confidence in automation disappears," de Geus said. Some problems of the IP industry and a lack of confidence from the financial community are partly a result of the industry itself. "In the past the IP industry put out some poor quality IP and we were one of the guilty parties," he said. While acknowledging that the fledging IP industry is still searching to find and put in place all the necessary elements for sustained business success, de Geus expressed confidence in its long-term future. "There is a huge opportunity for IP. The design flow is changing radically," he said.
Related News
- EDA Chief Calls AI the New Driver
- Interview: Aart de Geus on AI-driven EDA
- Chip design’s recycle cycle: Interview with Aart de Geus, chairman and co chief executive, Synopsys
- Synopsys Announces Aart de Geus and Chi-Foon Chan to Become Co-CEOs
- Synopsys CEO: Crisis will change the way chips are designed
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |