OneSpin's New Debug Automation Technology Boosts Formal Assertion-Based Verification Productivity
MUNICH, Germany and SUNNYVALE, Calif. – July 15, 2009 – OneSpin Solutions - provider of 360™ MV, the most comprehensive formal assertion-based verification (ABV) solution - today announced its new RootCauseAnalyzer™ that boosts formal ABV productivity by making SystemVerilog assertion (SVA) and RTL design debug much easier and faster. An integral part of OneSpin’s 360 MV solution, the RootCauseAnalyzer provides the most advanced debug automation capabilities available in formal ABV tools today. It eliminates most of the time-consuming, error-prone manual analysis of complex information otherwise necessary to trace the root causes of assertion failures.
OneSpin’s RootCauseAnalyzer consists of four tightly integrated debug components. These constitute a unique debug flow that automates the tracing of assertion failures back to their root cause incorrect assertion code, missing constraints, or a bug in the RTL source code. RootCauseAnalyzer components include:
- WaveformAnalyzer – Displays diagnostic information to speed analysis of counterexamples that show the assertion failure.
- StructuralAssertionAnalyzer – An SVA code debugger that automatically pinpoints the failing parts of an assertion; it indicates where to start assertion debug, and identifies the signals and clock cycles involved in the failure. It provides source code value annotations for all assertion objects – including objects in referenced named sequences, and properties – during all relevant clock cycles of the counterexample. Thus it also enables efficient debugging of assertions that are described hierarchically to ease assertion coding, understanding and reuse.
- TemporalFaninAnalyzer – Automates the tracing of signals involved in the assertion failure to related design signals, thus automating exploration of signal dependencies across clock cycles.
- ActiveCodeAnalyzer – Marks the RTL source code regions involved in the assertion failure and automates exploration of these code regions across clock cycles, focusing and speeding RTL source code debug.
OneSpin will demonstrate the new RootCauseAnalyzer in Booth #3465 at the Design Automation Conference at the Moscone Center in San Francisco, July 27-30. OneSpin also will present two tutorials – one specifically tailored to formal ABV newcomers, and one for advanced users. In addition, OneSpin will participate in the DAC Special Session: “The tool shows that my design is wrong – but where is the bug?” on Thursday July 30, 9-11 a.m., in Room 133.
Availability
The RootCauseAnalyzer is available this month’s release of OneSpin’s 360 MV.
About 360 MV
OneSpin’s 360 MV product family – the most comprehensive formal ABV solution available today – significantly accelerates a wide range of RTL verification and analysis tasks. It covers the full spectrum of formal ABV applications – from early automatic RTL analysis all the way to highest-quality GapFreeVerification™ using SVA – enabling step-by-step learning that makes new users productive in days. 360 MV accelerates verification tasks by up to 10x compared to simulation, and enables engineers to achieve a design quality that cannot be ensured by any other verification approach.
About OneSpin Solutions
Electronic Design Automation (EDA) company OneSpin Solutions delivers innovative, highest capacity formal verification solutions for the mainstream that ease and speed the functional verification of complex ASIC and FPGA designs. Market-leading telecommunications, automotive, consumer electronics, and embedded systems companies rely on OneSpin's award-winning products to substantially reduce verification effort and achieve highest possible verification quality. For further information please visit http://www.onespin-solutions.com/ or email info@onespin-solutions.com.
|
Related News
- Tieto Signs Long-Term Agreement to Deploy OneSpin Solutions' Formal Assertion-Based Verification Solution
- OneSpin Delivers First SystemC Assertion-Based Formal Verification Solution
- OneSpin launches industry’s first comprehensive solution for automatic metric-driven formal assertion-based verification coverage analysis and measurement
- OneSpin Solutions Enhances 360 MV for Safe, Exhaustive 4-State X-Analysis and X-Verification
- OneSpin Mainstreams Comprehensive Formal Assertion-Based Verification Enabling Step-by-Step Approach to Adoption and Use
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |