Six Early Adopters Select USB 3.0 Verification IP From Denali Software
SUNNYVALE, Calif. -- July 23, 2009 -- Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced six top-ten semiconductor customers have taken delivery of Denali PureSpec(TM) verification IP (VIP) solution, based on the latest USB 3.0 specification from the USB Implementer's Forum (USB-IF), for use in next-generation chip designs. Denali's PureSpec solution was selected to accelerate the pre-silicon design and verification of a variety of USB 3.0 host controllers, SATA bridges and USB 3.0 devices targeting end applications in computing, external hard drives, digital cameras and camcorders.
"SoC design and verification teams continually look to Denali for predictable protocol verification IP to minimize risks and increase design productivity," states Sanjiv Kumar, director, Verification Products at Denali Software. "We are pleased with the rapid market adoption our PureSpec VIP solution for the SuperSpeed USB 3.0. We anticipate our lead customers will announce their USB 3.0 based products later this year."
As the industry's first-to-market USB 3.0 solution, Denali's PureSpec VIP product provides full support of the USB 3.0 specification with features including: full timing and bus functional modeling of host, device and hub across all protocol layers, power management support, backwards compatibility to USB 2.0, and complete USB enumeration. Access more detailed info about PureSpec USB 3.0 VIP features and request an evaluation at: www.denali.com/usb3.
About PureSpec
PureSpec is a predictable verification solution for protocol compliance and enables verification planning and coverage-driven verification closure. PureSpec verification solution includes a configurable bus functional model, protocol monitor, and complete assertion library for all components in the topology. PureSpec additionally provides an integrated data generation engine to help drive defined, pseudo-random bus traffic at all layers. A cumulative coverage database capability ensures that the overall test plan sufficiently exercises the design. For more information about PureSpec USB 3, visit: www.denali.com/usb3.
About Denali Software
Denali Software, Inc., is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying USB, PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Sunnyvale, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com.
|
Related News
- Denali Software Premieres Verification IP for the New SuperSpeed USB Interface
- Denali Software First to Announce Verification IP for PCI Express 3.0 Designs
- Sibridge Technologies USB 3.0 Verification IP offers predictable success for comprehensive verification
- Denali Software First to Ship PCI Express 3.0 Controller IP Cores
- Siemens introduces Questa Verification IP solution support for the new CXL 3.0 protocol
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |