Agnisys announces an innovative tool for Verification Management and Requirement Tracking
“Verification process is often an endless process. Progress is often measured in number of tests, duration of tests, or coverage matrix. This can lead the verification teams onto wrong paths and endless spirals where the verification effort is far removed from the business objective. With IVerifySpec, the design team, the verification team and the management, all have a clear understanding of what business purpose the verification effort is serving, this leads to a more focused team, better quality and faster time to market”, said Anupam Bakshi, CEO of Agnisys, Inc.
IVerifySpec brings together the requirements, the verification plan, the results of the verification process and the bugs, all in one document. In a pioneering use of the document editor as the interface, Agnisys has brought a new, innovative approach to requirement management. The tool and methodology have been deployed at several companies in US.
About Agnisys, Inc.
Agnisys develops tools and provides services for the design of FPGAs, ASICs and Systems. Its’ mission is to bring high ROI design/verification products to market and provide exceptional services to its customers. It’s tool IDesignSpec has been recommended as a “Must See” by many industry analysts at the Design Automation Conference, in San Francisco, CA. Visit http://agnisys.us for more details.
|
Related News
- Agnisys IncEDA startup announces innovative tool for register management of IP and SoCs
- TVS adds web interface to its asureSIGN verification tool for real-time requirements management sign-off status
- TransEDA announces Assertain, the first independent Verification Closure Management tool
- Agnisys Delivers Novel AI Technology and FPGA Support for IP and SoC Specification Automation
- SmartDV Unveils Automation Tool Suite for Use with Its Extensive Verification IP Portfolio
Breaking News
- Cadence Advances Hyperscale SoC Design with Expanded IP Portfolio for TSMC N3E Process Featuring Next-Generation 224G-LR SerDes IP
- U.S. Government Awards GlobalFoundries New $3.1 Billion, 10-Year Contract for Secure Chip Manufacturing
- Global 200mm Fabs to Reach Record High Capacity by 2026, SEMI Reports
- CEVA, Inc. Appoints Iri Trashanski as Chief Strategy Officer
- BrainChip Engages VVDN to Deliver Industry's First Commercial Edge Box Based on Neuromorphic Technology
Most Popular
- Cadence to Acquire Intrinsix Corporation from CEVA
- Panmesia Raises $12.5 Million in Seed Funding with a Valuation Exceeding $81.4 Million in the CXL Semiconductor Arena
- ADTechnology and BOS Semiconductor Collaborate to develop 5nm automotive semiconductors
- OPENEDGES and VisioNexT Shapes the Future of Vision AI SoCs
- Driving Europe's Chip Renaissance: TSMC's Vision with ESMC
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |