Artisan boosts library bid; Siemens, Synopsys link up
Artisan boosts library bid; Siemens, Synopsys link up
By Michael Santarini, EE Times
March 8, 1999 (10:05 a.m. EST)
URL: http://www.eetimes.com/story/OEG19990308S0002
Library provider Artisan Components Inc. (Sunnyvale, Calif.) unveiled two programs-ServiceNet and EDANet-that aim to bring better services and software support to Artisan library customers.
In the first program, ServiceNet, Artisan has teamed with numerous design-services providers. The company said its ServiceNet members will provide a variety of design services to Artisan's library users, including tape-out, place-and-route and front-end design services.
In the second program, EDANet, the company has authorized several EDA companies to work with the Artisan libraries to provide enhanced tool support for Artisan users.
The company's new ServiceNet and EDANet programs initially include 21 EDA and services companies (some of which are members of both programs).
---
Siemens Microelectronics Inc. (Munich) and Synopsys Inc. (Sunnyvale) disclosed they are teaming up to develop a process-portable, software-synthesizabl e version of the Siemens C166 16-bit embedded MPU architecture.
Siemens said it will use the core to address the market for devices that combine the integration advantages of synthesizable cores with the application development simplicity of 16-bit microcontrollers. The companies see the new core as offering an upgrade path for 8-bit applications that need to accommodate higher functionality.
Deliverables for the synthesizable C166 core include a VHDL language description, register transfer-level (RTL) models, process-portable synthesis scripts, test-scan insertion scripts and a complete test/verification environment.
The first version of the synthesizable C166 core will be implemented in Siemens' C10 0.18-micron process technology, with later versions scaled for implementation on future Siemens process-technology generations. For more information, contact www.smi.siemens.com.
Related News
- Synopsys and Siemens Team Up to Expand and Extend Electronic Design Automation Collaboration
- Synopsys Announces New Additions to Liberty to Significantly Speed up Timing Closure
- Synopsys Introduces VCS Verification Library to Speed Verification by Up to 5X
- Artisan and Cadence Collaborate to Optimize Low-Power Chip Design; New Library Views Support Next-Generation Low Power Devices
- Artisan Library Support for Synopsys Signal Integrity and Test Solutions Now Available for Download
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |