Magillem Releases its Verification Solution to Complement Its Existing Suite of Tools
PARIS / NEW YORK, NY, July 27 2009 – Magillem the world leader in IP-XACT methodology tools today announced the availability of Magillem Verification Solution (MVS) to solve the verification complexity and bottleneck problem.
Functional verification is taking an increasingly significant place in the design cycle. Verification of complex functionality integrated with new design tools poses an on-going challenge in global product cycle reduction. MVS delivers a complete seamless verification methodology to fill this need and integrated in the Magillem suite of tools as follows:
- The Magillem Platform Assembly provides an intuitive graphical interface to design and configure the verification platform that will stress the Design Under Test (DUT), testing all the different cases defined by the verification plan. Adding Verification IP to the platform allows the DUT to be driven and monitored from a verification cockpit. The interoperability and consistency between models of different abstraction levels allows the possibility of switching from a system configuration to a Hardware Description Language (HDL) configuration.
- The Magillem Generator Studio provides a set of specific plug-and-play generators for performing automatic monitoring, configuration and initialization steps.
- The Magillem Verification Solution provides a unique methodology for step-by-step, error free verification of IP integration and comparison of results with a golden reference. The MRV product displays the complete memory and register map at all stages of the verification scenario.
- Finally the Magillem Platform Assembly allows import and export of the verification plan to achieve sign-off coverage and track the progress with time, in accordance with the objective, in a dedicated and customized view. This metric driven verification management system provides upto- date information on the status of the verification.
About Magillem
Magillem provides customers with tools and services that drastically reduce the global cost of complex design, help them preserve their independence from EDA vendors and their investment by relying on a worldwide adopted Xml format: IP-XACT by the SPIRIT Consortium™ (soon to be IEEE 1685) to which Magillem is a key contributor. Clients are semiconductors manufacturers (ASICs, ASSPs), system integrators and information technology companies engaged in the research, design, development, manufacturing and integration of advanced technology systems and products (using ASICs and FPGA).
The headquarters are in Paris, France with a subsidiary in the USA and sales office in Asia.
|
Related News
- Sonics Eases SoC Design Flow Integration Using Magillem IP-XACT Checker Suite
- New Magillem Sequence Editor Simplifies Creation and Verification of Register Sequences
- Magillem promotes IP Reuse, interoperability through IEEE 1685 and launches its IP-XACT Checkers Suite Software and Compliance Lab
- AMIQ EDA Releases Major Customer-Focused Product Line Update
- Cadence Full-Flow Digital and Signoff Tools and Verification Suite Provide Optimal Results for 7nm Arm Cortex-A76 CPU Designs
Breaking News
- Fractile raises $15m seed funding to develop radical new AI chip and unlock exponential performance improvements from frontier AI models
- Ceva Bluetooth Low Energy and 802.15.4 IPs Bring Ultra-Low Power Wireless Connectivity to Alif Semiconductor's Balletto Family of MCUs
- Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes
- Ian Walsh appointed as Sondrel's Regional VP for America
- Systems Designed Today Must Support Post-Quantum Cryptography Tomorrow
Most Popular
- Imagination Technologies announces new capital investment from Fortress Investment Group
- Alphawave Semi: Q2 2024 Trading and Business Update
- Agile Analog delivers customizable IP on GlobalFoundries' FinFet and FDX processes
- Efinix Releases Topaz Line of FPGAs, Delivering High Performance and Low Power to Mass Market Applications
- Comcores supports BAE systems as a key partner with JESD204C IP
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |