Lattice Announces Updated, More Accessible CPLD Design Tools
HILLSBORO, OR - AUGUST 3, 2009 - Lattice Semiconductor Corporation (NASDAQ: LSCC) today announced the immediate availability of Version 1.3 of its ispLEVER® Classic design tool suite. Version 1.3 includes updated support for Lattice CPLDs (Complex Programmable Logic Devices), including the widely popular ispMACH® 4000 device family. Designers can quickly download, for free, ispLEVER Classic for Windows, as well as optional Synopsys Synplify logic synthesis and Aldec Active-HDL simulator modules from: www.latticesemi.com/products/designsoftware/isplever/ispleverclassic. The ispLEVER Classic software download has been segmented into modules to make download and installation faster and more convenient.
The ispLEVER Classic 1.3 software also includes updated ordering part number designations for GAL® 22V10 lead free QFNS package devices. To further support designers who maintain mature systems with discontinued Lattice devices, ispLEVER Classic1.3 software now includes the "Obsolete Pack," which enables additional device support within the design tools. To enable the pack, users simply check the "Show Obsolete Devices" option within the new Project Wizard feature of the Project Navigator application.
About the ispLEVER Classic Design Tool Suite
ispLEVER Classic is the design environment for Lattice CPLDs and mature programmable products. It can be used to take a Lattice device design completely through the design process, from concept to device JEDEC or bitstream programming file output. The ispLEVER Classic for Windows tool suite is a free download from the Lattice website at www.latticesemi.com/products/designsoftware/isplever/ispleverclassic. The ispLEVER Classic software is also distributed with the ispLEVER/Pro tool suite, which is provided on both CD-ROM and DVD.
Third Party Tool Support
In addition to the tool support for Lattice devices provided by the downloadable versions of Synopsys Synplify for Lattice and Active-HDL Lattice Web Edition, Lattice devices are also supported by the full versions of Synopsys Synplify and Aldec Active-HDL.
Pricing and Availability
The ispLEVER Classic 1.3 tool suite for Windows users is available immediately for free.
About Lattice Semiconductor
Lattice is the source for innovative FPGA, PLD, programmable Power Management and Clock Management solutions. For more information, visit www.latticesemi.com
|
Related News
- Lattice Announces Improved Synthesis and Power Optimization in CPLD Design Tools
- Lattice ispLEVER Classic Design Tools Now Support New CPLD Family
- IAR Systems enables secure code with updated MISRA C compliance in leading development tools
- Lattice Semiconductor and Synopsys Renew Partnership on FPGA Synthesis Tools
- Radiant 1.1 Lattice FPGA Design Tools Release Accelerates Design Reuse
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs
E-mail This Article | Printer-Friendly Page |