Conference set to confront 'the reality' of silicon IP
Conference set to confront 'the reality' of silicon IP
By Richard Goering, EE Times
February 8, 1999 (11:16 a.m. EST)
URL: http://www.eetimes.com/story/OEG19990208S0008
Anyone involved with silicon intellectual property (IP) will likely find something of interest at IP99, the System-on-Chip Conference and Exhibition, scheduled for March 22-24 in Santa Clara, Calif.
The conference, now going into its third year, has been organized by Miller Freeman UK Ltd. and is co-sponsored by EE Times, which helped with program development.
This year's conference focuses on "the reality of IP" and provides both a business and a technical update of design reuse. The first day's sessions, emphasizing legal and business issues, will be geared toward chief executive officers, venture capitalists and investors. Six half-hour sessions will be followed by a cocktail hour and dinner panel, to be moderated by Robert Chaplinsky, a venture capitalist with Mohr Davidow Ventures.
Day two, March 23, will bri ng in a technical focus.
It's aimed at chief technical officers, corporate CAD managers, design engineers and project managers. Scheduled keynote speakers include Aart de Geus, chief executive officer of Synopsys Inc., and John Bourgoin, chief executive officer of MIPS Technologies Inc. The speeches will be followed by tracks on design reuse, test and functional verification, commercial and business issues, and implementation. A lunch panel will ask, "Does IP have a value?"
Day three will add two more keynote speakers: Bob Terwilliger, president and chief executive officer of ARC Cores Ltd., and Jim Ballingall, vice president of worldwide marketing for UMC Group. Tracks will include reuse and verification, codesign, integration, configurable IP and quality. A lunchtime panel will probe the question of open standards for IP.
The conference also will feature exhibits by intellectual-property providers at "IP Alley." For further information and registration, see www.ip99.com.
Related News
- 'Second-gen' silicon virtual prototyping tools set to bow
- Marvell Announces Industry's First 2nm Platform for Accelerated Infrastructure Silicon
- GlobalFoundries and Microchip Announce Microchip's 28nm SuperFlash® Embedded Flash Memory Solution in Production
- MediaTek Successfully Develops First Chip Using TSMC's 3nm Process, Set for Volume Production in 2024
- oneNav's Patented pureL5 GNSS Solution Proven in Silicon
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |