Conference set to confront 'the reality' of silicon IP
![]() |
Conference set to confront 'the reality' of silicon IP
By Richard Goering, EE Times
February 8, 1999 (11:16 a.m. EST)
URL: http://www.eetimes.com/story/OEG19990208S0008
Anyone involved with silicon intellectual property (IP) will likely find something of interest at IP99, the System-on-Chip Conference and Exhibition, scheduled for March 22-24 in Santa Clara, Calif.
The conference, now going into its third year, has been organized by Miller Freeman UK Ltd. and is co-sponsored by EE Times, which helped with program development.
This year's conference focuses on "the reality of IP" and provides both a business and a technical update of design reuse. The first day's sessions, emphasizing legal and business issues, will be geared toward chief executive officers, venture capitalists and investors. Six half-hour sessions will be followed by a cocktail hour and dinner panel, to be moderated by Robert Chaplinsky, a venture capitalist with Mohr Davidow Ventures.
Day two, March 23, will bri ng in a technical focus.
It's aimed at chief technical officers, corporate CAD managers, design engineers and project managers. Scheduled keynote speakers include Aart de Geus, chief executive officer of Synopsys Inc., and John Bourgoin, chief executive officer of MIPS Technologies Inc. The speeches will be followed by tracks on design reuse, test and functional verification, commercial and business issues, and implementation. A lunch panel will ask, "Does IP have a value?"
Day three will add two more keynote speakers: Bob Terwilliger, president and chief executive officer of ARC Cores Ltd., and Jim Ballingall, vice president of worldwide marketing for UMC Group. Tracks will include reuse and verification, codesign, integration, configurable IP and quality. A lunchtime panel will probe the question of open standards for IP.
The conference also will feature exhibits by intellectual-property providers at "IP Alley." For further information and registration, see www.ip99.com.
Related News
- 'Second-gen' silicon virtual prototyping tools set to bow
- GUC Announces Successful Launch of Industry's First 32G UCIe Silicon on TSMC 3nm and CoWoS Technology
- Marvell Demonstrates Industry's Leading 2nm Silicon for Accelerated Infrastructure
- Marvell Demonstrates Industry's Leading 2nm Silicon for Accelerated Infrastructure
- Siemens' Tessent In-System Test software enables advanced, deterministic testing throughout the silicon lifecycle
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |