Global Unichip Provides High Speed Interface Total Solution
Consumer and communication ASIC markets generally require Gbps high speed data interfaces, such as DDR2/3, PCI-e, SATA, USB3.0, XAUI, and 10G SERDES. However, product managers constantly run into challanges with the Gbps design, including signal integrity, bus skew control, system jitter compensation, power delivery network, and overall power reduction. Traditional ASIC implementation methodology can not effectively address all these challenges, due to additional electrical effects that need to be taken into consideration. These electrical effects include network resonance, transmission line effects, and insertion loss, among others. If the upfront implementation and production test scheme are not properly planned, the debugging process for the finished chips mandates extended development time and inevitably, delays time to market.
"The Gbps level high speed total solution lowers our customers’ risk of high performance ASIC design projects when partnering with GUC.” said Jim Lai, president and COO of GUC. "ASIC design projects can have a predictable timeline to success with GUC’s total solution. Our customers consistantly enjoy shorter time to market, and thus higher profit margins with this production proven process.”
GUC’s high speed interface design flow ensures all the aforementioned challenges are resolved at early stages in an ASIC design cycle. The package substrate design follows immediately after chip’s floorplan is finished. This allows the packaging model to be referenced by ASIC designers in order to verify the design specifications at earlest possible stage.
GUC’s recent success on in-house TSMC 40nm G process PCI-e Gen2 IP also demonstrates a significant milestone in this high speed total solution. The PCI-e Gen2 IP has been validated in the data rate that ranges from1Gbps to 6.25Gbps, while it consumes less than 100mW per lane. Furthermore, GUC plans to unveil a series of Gbps interface IP solutions, including DDR2/3, SATA, USB3.0, XAUI, and 10G SERDES by the end of 2009, providing GUC’s customers with a complete high speed design solution from IP to chip implementation, package and board design.
About Global Unichip Corp.
Global Unichip Corp. (GUC), a dedicated fabless ASIC provider based in Taiwan, was founded in 1998. GUC is now publicly traded on the Taiwan Stock Exchange under the symbol 3443 with 2008 revenue of 295MUSD. GUC provides total solutions from silicon-proven IPs to complex time-to-market SoC and SiP turnkey services. GUC is committed to providing the most advanced and best price-performance silicon solutions through close partnership with TSMC, GUC’s major shareholder, and other key packaging and testing powerhouses. With state of the art EDA tools, advanced methodologies, and experienced technical team, GUC ensures the highest quality and lowest risks to achieve first silicon success. GUC has established a global customer base throughout Greater China, Japan, Korea, North America, and Europe. Its track record in complex SoC/SiP designs has brought benefits to customers in time to revenue at the lowest risk. For more information, please visit http://www.globalunichip.com
|
Related News
- Global Unichip Introduces H.264 Total Solution Verified on GPrime Platform
- Global Unichip Presents the Taiwan First Certified High-Speed USB2.0 OTG Solution, UINF-0041
- ARC and Global Unichip Partner to Speed Digital Audio System-on-Chip Designs For Greater China's Semiconductor Industry
- Global UniChip Corp. Furnishes USB2.0 Total Solution
- Global Unichip Corporation and Flex Logix Achieve First-Time Working Silicon on Joint ASIC Development Using EFLX Embedded FPGA (eFPGA) IP
Breaking News
- Hardent Selected as Design Services Provider for New Xilinx Kria SOMs
- Codasip Announces FPGA Evaluation Platforms for RISC-V Processor Cores
- Renesas and SiFive Partner to Jointly-Develop Next-Generation High-End RISC-V Solutions for Automotive Applications
- Synopsys Introduces PrimeLib Unified Library Characterization and Validation Solution for Accelerated Access to Advanced Process Nodes
- CAES Gaisler Signs Contract with the European Space Agency for New Advanced Space Processor
Most Popular
- TSMC certifies Aprisa place-and-route solution from Siemens on TSMC's N6 process
- TSMC Boosts Capital Budget Again, to $30B
- Expedera Introduces Its Origin Neural Engine IP With Unrivaled Energy-Efficiency and Performance
- Revenue of Top 10 IC Design (Fabless) Companies for 2020 Undergoes 26.4% Increase YoY Due to High Demand for Notebooks and Networking Products, Says TrendForce
- Groq Closes $300 Million Fundraise
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |