August 18, 2009 -- Faraday Technology Corporation (TAIEX: 3035) today announced the availability of its innovative miniIOâ„¢ at 55nm and 65nm. Compared with general IO pads, Faraday's miniIOâ„¢ reduces the chip area by up to 40% for a pad-limited design with 500 pins, while keeping the same programming IO functionality, and achieving robust ESD performance. Targeted for fabless design houses in multi-voltage applications (1.8V-3.3V), Faraday's miniIOâ„¢ has been silicon proven via complete functional verification.
The ultra fine pitch of Faraday's 55nm/ 65nm miniIOâ„¢ surpasses the average pad pitch rules (25um pad pitch in 2 row staggered). Supporting Tri-Tier Bonding and BOAC with a fine bonding pitch of 16-17um, these miniIOâ„¢ meet the demand for high-pin-counts that are common for tomorrow's sophisticated and complex SoC designs. In addition, Faraday's newly-launched 55nm/ 65nm miniIOâ„¢ provide slimmer power pads, input I/O buffers and output / bi-di I/O buffers with widths of only 17nm. Taking a chip with 500 pins as an example, the area of miniIOâ„¢ (6.38mm²) is less than those of a comparable chip with 35um (22.8mm²) and 25um (12.43mm²) pad pitches by 72% and 50% respectively.
"We are very proud to offer an IO cell solution which goes beyond the general pad pitch rules. Within half a year, Faraday has continuously launched a series of miniIOâ„¢ from 0.13um, 90nm, 65nm, and now 55nm," said Eliot Chen, Associate Vice President of RD at Faraday. "This was the culmination of Faraday's long involvement in IO development and relentless pursuit of customer satisfaction. As always, these cells are easily integrated and allow our customers the greatest flexibility in their designs," he added.
"The effective area-reduction of Faraday's miniIOâ„¢ enables the highly integrated chip at 55nm and 65nm advanced nodes to reduce chip costs substantially, especially in pad-limited designs," said Steve Wang, Chief Strategy Officer at Faraday. "We are now cooperating with customers who will apply the newly-launched ultra slim miniIOâ„¢ together with our high-evaluated 65nm/ 55nm miniLibâ„¢ and PowerSlashâ„¢. It is expected to bring a higher performance/cost value," he added.
Availability
Faraday's miniIOâ„¢ at 55nm and 65nm are now available, and can support BOAC.
About Faraday Technology Corporation Faraday Technology Corporation is a leading fabless ASIC and silicon IP provider. The company's broad silicon IP portfolio includes Cell Library, Memory Compiler, ARM-compliant CPUs, DDRI/II/III, MPEG4, H.264, USB 2.0/3.0, 10/100 Ethernet, Serial ATA, and PCI Express. With 2008 revenue of US$ 149 million, Faraday is one of the largest fabless ASIC companies in the Asia-Pacific region, and it also has a significant presence in other world-wide markets. Headquartered in Taiwan, Faraday has service and support offices around the world, including the U.S., Japan, Europe, and China. For more information, please visit :
www.faraday-tech.com
