English
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
EVE's New Emulation System Supports High-Capacity Designs of Up to One-Billion ASIC Gates
ZeBu-Server Meets Demands of Processor, Graphics Designs; Scalability Serves Broad Range of Design Sizes, Styles
SAN JOSE, Calif.-- September 1, 2009 -- EVE, the leader in hardware/software co-verification, today announced that its new emulation system ZeBu-Server supports high-capacity designs of up to one-billion application specific integrated circuit (ASIC) gates.
As a result, it meets the demands of high-end processors and graphics designs, and is suitable for all system-on-chip (SoC) verification needs across the entire development cycle, from hardware verification, hardware/software integration to embedded software validation. ZeBu-Server’s scalability serves a broad range of design sizes and styles, from 10-million to one-billion ASIC gates, in increments of 10-million, 20-million or 40-million gates. Used as a multi-user, multi-mode accelerator/emulator, its typical performance is approximately 10 megahertz (MHz) on a 40-million gate design.
ZeBu-Server is priced from $150,000, less than a penny per gate for large configurations.
Nine of the top 10 semiconductor companies use ZeBu (Zero Bugs) emulation platforms in their verification flow. These platforms are used for SoC hardware verification and software development to shorten time to tapeout, improve product quality and eliminate costly respins, while shortening software development time ahead of silicon.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation, with installations at nine of the top 10 semiconductor companies. EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products also work in conjunction with popular Verilog, SystemVerilog, and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics. Its United States headquarters are in San Jose, Calif. Telephone: (408) 457-3200. Facsimile: (408) 457-3299. Corporate headquarters are in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Website: www.eve-team.com.
SAN JOSE, Calif.-- September 1, 2009 -- EVE, the leader in hardware/software co-verification, today announced that its new emulation system ZeBu-Server supports high-capacity designs of up to one-billion application specific integrated circuit (ASIC) gates.
As a result, it meets the demands of high-end processors and graphics designs, and is suitable for all system-on-chip (SoC) verification needs across the entire development cycle, from hardware verification, hardware/software integration to embedded software validation. ZeBu-Server’s scalability serves a broad range of design sizes and styles, from 10-million to one-billion ASIC gates, in increments of 10-million, 20-million or 40-million gates. Used as a multi-user, multi-mode accelerator/emulator, its typical performance is approximately 10 megahertz (MHz) on a 40-million gate design.
ZeBu-Server is priced from $150,000, less than a penny per gate for large configurations.
Nine of the top 10 semiconductor companies use ZeBu (Zero Bugs) emulation platforms in their verification flow. These platforms are used for SoC hardware verification and software development to shorten time to tapeout, improve product quality and eliminate costly respins, while shortening software development time ahead of silicon.
About EVE
EVE is the worldwide leader in hardware/software co-verification solutions, including hardware description language (HDL) acceleration and extremely fast emulation, with installations at nine of the top 10 semiconductor companies. EVE products significantly shorten the overall verification cycle of complex integrated circuits and electronic systems designs. Its products also work in conjunction with popular Verilog, SystemVerilog, and VHDL-based software simulators from Synopsys, Cadence Design Systems and Mentor Graphics. Its United States headquarters are in San Jose, Calif. Telephone: (408) 457-3200. Facsimile: (408) 457-3299. Corporate headquarters are in Palaiseau, France. Telephone: (33) 1 64.53.27.30. Fax: (33) 1 64.53.27.40. Website: www.eve-team.com.
|
||||||
Related News
- New ARCangel development board supports up to 2.5 million system gates for soft processor-based SoC designs
- Aldec Announces HES-7, the Largest Off-The-Shelf Xilinx Virtex-7 FPGA Prototyping System at up to 288 Million ASIC Gates Capacity
- EVE's ZeBu Emulation System Adopted by STMicroelectronics
- Konica Minolta Adopts EVE's ZeBu Emulation Platform to Dramatically Accelerate Validation of Image Processing LSI Designs
- EVE's ZeBu-Server Proven Fastest Emulator on the Market
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
|
E-mail This Article | 
|
|
Printer-Friendly Page |