Compute Express Link (CXL) 2.0 Controller with AMBA AXI interface
Denali Announces PureSpec Solution Featured in IBM's New PowerPC PLB-6 CoreConnect Toolkits
Predictable Protocol Verification IP Solution Speeds Development Of Power Architecture-based Designs
SUNNYVALE, Calif. -- Sept. 16, 2009 -- Denali Software, Inc., a world-leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced Denali's PureSpec(TM) verification IP support for IBM's PowerPC(R) processor local bus (PLB)-6, enabling verification of compliance with the latest PLB specification and validation of interoperability between the processor cores and integrated bus controllers. The high-quality, platform independent toolkits incorporates a set of IBM qualified solutions that provides a complete environment aimed to streamline Power Architecture(TM)-based and IBM CoreConnect(TM) designs.
"We work to insure our customers have access to best-in-class products in our ecosystem, such as Denali's PureSpec, a high-quality comprehensive verification IP solution," said Jim Cuffney, Executive Project Manager, PowerPC Cores Development at IBM Microelectronics. "IBM's collaboration with Denali gives designers the ability to quickly implement customized Power Architecture based applications in world-leading semiconductor technologies."
Denali suits its comprehensive PureSpec verification IP product with test-plan generation based on the protocol specifics and design parameters, seamless integration to verification methodologies (VMM, OVM, and eRM) and third-party planners enabling automated verification and back-annotation of the coverage data to the test plan.
"Our long-standing relationship with IBM, membership in Power.org, and delivery of comprehensive verification IP solutions continues to be a touchstone for enabling customer success," remarks David Lin, vice president of Marketing at Denali Software. "Our predictable protocol verification IP product for PLB-6 helps customers minimize risk and increase higher-quality IBM's CoreConnect(TM) on-chip bus and Power Architecture-based SoCs."
About Denali PureSpec
PureSpec is a predictable verification solution for protocol compliance and enables verification planning and coverage-driven verification closure. PureSpec verification solution includes a configurable bus functional model, protocol monitor, and complete assertion library for all components in the topology. PureSpec additionally provides an integrated data generation engine to help drive defined, pseudo-random bus traffic at all layers. A cumulative coverage database capability ensures that the overall test plan sufficiently exercises the design. For more product information, visit: www.denali.com/purespec.
About Denali Software
Denali Software, Inc., is a world-leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry's most trusted solutions for deploying USB, PCI Express, NAND Flash and DDR DRAM subsystems. Developers use Denali's EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Sunnyvale, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com.
|
Related News
- Denali's Industry-Standard PureSpec Verification IP Utilized by IBM for Latest CoreConnect Bus Architecture Toolkits for SoC designs
- EVE's ZeBu Proven High-Speed Verification Solution for IBM PowerPC 405, 440 SoC Designs
- Denali's PureSpec Used by Agere for PCI Express Interface Verification
- TriCN's PCI Express PHY Verified Using Denali PureSpec Verification IP
- Denali's PureSpec Product Licensed by Sun Microsystems for PCI Express Design Verification
Breaking News
- Credo at TSMC 2024 North America Technology Symposium
- Cadence Reports First Quarter 2024 Financial Results
- Rambus Advances AI 2.0 with GDDR7 Memory Controller IP
- Faraday Reports First Quarter 2024 Results
- RAAAM Memory Technologies Closes $4M Seed Round to Commercialize Super Cost Effective On-Chip Memory Solutions
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |