USB V3.1 Power Delivery Type-C Port Evaluation board for OTI9108 IP
Agilent, Cadence pool technologies for RF/mixed-signal IC development
Agilent, Cadence pool technologies for RF/mixed-signal IC development
By Semiconductor Business News
February 14, 2002 (10:35 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020214S0013
PALO ALTO, Calif.-- Agilent Technologies Inc. and Cadence Design Systems Inc. today announced a "far-reaching" alliance to combine their technologies to accelerate development and testing of next-generation ICs for wireless and wireline communications systems. In the first phase of the partnership, Agilent and Cadence said they will jointly develop a "more integrated design flow" for large-scale RF/mixed-signal integrated circuits used in wireless appliances and high-speed networking equipment. The aim is to dramatically reduce the time it takes to develop complex radio-frequency and mixed-signal ICs. The two companies said they have initiated co-development of an integrated design flow involving the Cadence Analog Design Environment and Agilent's Advanced Design System (ADS) software to improve interactivity. The Cadence Analog Design Environment is a front-to-back analog design solution for full-custom analog and RF chip design. Agilent's ADS is electronic design software for communications product design. The first jointly-developed design solutions are expected to become available in the second half of 2002. In the future, Palo Alto-based Agilent and Cadence in San Jose said they plan to expand their efforts to incorporate additional electronic design, verification, and test technologies from both companies. The result, they predicted, will be a complete systems-to-IC design implementation solution. "This is the beginning of an alliance with Agilent," stated Ray Bingham, president and CEO of Cadence in San Jose. He added that, "By pooling the expertise and resources of two industry leaders, we can deliver even greater value to our mutual customers."
Related News
- Berkeley Design Automation Enters Analog/RF Mixed-Signal Verification
- Magma Introduces Titan -- First Platform to Combine Full-Chip, Mixed-Signal, Analysis and Verification for IC Design
- TSMC Unveils New 65-Nanometer Mixed-Signal and RF Tool Qualification Program
- Virage Logic and Tower Semiconductor Agreement Provides Mainstream NVM Availability for RF and Mixed-Signal Applications
- FSA Introduces Mixed-Signal/RF PDK Checklist Version 2.0
Breaking News
- Cadence Announces Most Comprehensive True Hybrid Cloud Solution to Provide Seamless Data Access and Management
- Dolphin Design expands GoAsic partnership to enhance the semiconductor Industry's Supply Chain
- Cadence Collaborates with MemVerge to Increase Resiliency and Cost-Optimization of Long-Running High-Memory EDA Jobs on AWS Spot Instances
- M31 Successfully Validates 5nm IP Solution to Empower Global AI Applications
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
Most Popular
- Rivos Raises More Than $250M Targeting Data Analytics and Generative AI Markets
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- CMC Microsystems and AIoT Canada Sign Memorandum of Understanding to support IoT and semiconductor ecosystem growth in Canada
- Microchip Technology Acquires Neuronix AI Labs
E-mail This Article | Printer-Friendly Page |