Xelic Announces Availability of Two New Cores in support of ITU G.Sup43 for Optical Transport Network (OTN) Applications
Rochester, NY -- October 12, 2009 -- Xelic today announced the availability of their new 10G Multiprotocol Mapper Core (XCO2M) along with a PCS to XGMII Encoder/Decoder Core (XCI2PX) for OTN applications. These two cores are the latest in Xelic's growing portfolio of cores for OTN Applications. The new 10G mapper is ITU G.Sup43 - 6.2, and 7.3 compliant, and supports mappings for 10GbE, 8GFC, CBR, standard, and non-standard ODU2 frame payload types. The XCO2M was designed to support use with or without an external MAC. To facilitate a PCS interface, the XCI2PX can be used as a bridge to the XCO2M.
Xelic's chief focus today is OTN. Their recent entry into ITU Study Group 15 has accelerated deployment of building blocks in support of the latest developments in standardization. They currently have a proven offering of cores for client termination and aggregation via multi-protocol mapping, multi-rate ODU multiplexing, framing, and FEC/EFEC for OTN at 2.5G, 10G, and 40G - with 100G in development. Visit them at SuperComm '09 booth 3212.
Xelic is a leading provider of networking Intellectual Property (IP) for ASIC and FPGA applications. They offer standards based cores for OTN, GFEC/EFEC, SONET/SDH, GFP, Ethernet, Fibre Channel, and other related protocols. Xelic also provides design services focused on core integration support and customized networking applications.
|
Xelic, Inc. Hot IP
Related News
- Xilinx All Programmable Optical Transport Network (OTN) IP Subsystems Honored by 2016 Lightwave Innovation Reviews
- Xilinx Announces Flexible Platform for 100G Optical Transport Network Solutions Development and Smooth Transition to 400G
- Xelic Announces Availability of 40G Enhanced Forward Error Correction Core for Optical Transport Networking Applications
- Xilinx and Paxonet Communications announce industry's first programmable G.709-based Optical Transport Network (OTN) solutions
- New Xilinx OTN SmartCORE IP for High Capacity Combined Ethernet and 100G OTN Switching Platforms and Packet-Optical Transport Systems
Breaking News
- Synopsys Delivers Industry's First Integrity and Data Encryption Security IP Modules for PCI Express 5.0 and Compute Express Link 2.0 Specifications
- Mirabilis Design integrates Fast Functional Processors into VisualSim Architect to close the software design, development and validation loop
- North American Semiconductor Equipment Industry Posts December 2020 Billings
- Palma Ceia SemiDesign Names Robert Young Chief Technology Officer
- Flex Logix Pairs its InferX X1 AI Inference Accelerator with the High-Bandwidth Winbond 4Gb LPDDR4X Chip to Set a New Benchmark in Edge AI Performance
Most Popular
- KeyASIC Inked Technologies and IP Deal of RM21Mil
- Avery Design Announces CXL 2.0 VIP
- Samsung Foundry Certifies Analog FastSPICE Platform from Siemens for Early Design Starts on 3nm GAA Process Technology
- Imperas Leads The RISC-V Processor Verification Ecosystem
- Cadence to Acquire NUMECA to Expand System Analysis Capabilities with Computational Fluid Dynamics
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |