NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Dolphin Integration celebrates the 4th anniversary of its SYMPHONIE-LC library for low voltage applications
Meylan, France -- October 12th, 2009 -- Embedded in an impressive number of System on Chips, the SYMPHONIE low voltage library includes sRAM, metal-programmable ROM and a standard cell stem.
Reducing the power consumption of a SoC is the modern challenge for SoC designers, reaching extreme requirements for RFID. Due to the double Gaussian curve of process demands, Dolphin Integration addresses the requirements of such applications with a dedicated SYMPHONIE low voltage library at 180 nm to be followed by its equivalent at 65 nm.
The SYMPHONIE library has the capability to operate at 1.1 V at 180 nm and includes:
- The patented Cassiopeia architecture with double-metal programming, dROMet; it features both low power and high density. The dROMet compiler offers flexibilities from 1 kilobit up to 1 Megabit.
- The Pluton architecture for sRAM, designed with a TSMC pushed-rule bit cell also ensures low dynamic power together with high density, for instances capacities between 512 bits and 512 kilobits. Migrating the implementation to the bit-cell of other foundries is performed on request.
- The patented SESAME LVLC stem, specifically designed to enable robust low voltage operation; its characterizations takes into account detailed physical phenomena linked to low voltage.
For more information about the SYMPHONIE library at 180 nm G process: http://www.dolphin.fr/flip/flip_lowvoltage.html
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs. For more information about Dolphin, visit: www.dolphin.fr/ragtime
|
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration launches their SESAME library for High Voltage and Low Leakage in 0.18 µm
- Dolphin Integration announces a SESAME Library stem for ultra low power and low voltage in 0.18 um
- MEMSIC chooses DOLPHIN Integration's unique Low Voltage Standard Cell Library to extend the performance of its Network technology
- The Dolphin Integration's DELTA standard for voltage regulators breaks the habits for 40 nm IoT SoCs
- Dolphin Integration celebrates its 30th anniversary... A new wind is blowing on the enterprise ushering it to success over the next 30 years!
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |