Round-table split on future of semiconductor startups
By Peter Clarke
edadesignline.com (October 21, 2009)
LONDON — A discussion panel organized here by Cadence Design Systems Inc. (San Jose, Calif.) revealed some of the dynamic tension between the fabless chip startup community and their key suppliers — the EDA companies and the foundries. Held immediately before an evening meeting intended to put hopeful startups in front of venture capitalists, the round-table aired a number of issues facing startups but drew few conclusions.
The panel comprised executives from Cadence, TSMC, three U.K. startups and Malcolm Penn, CEO of market analysis firm Future Horizons. The only voice not represented at the table was that of the venture capitalist.
Differences of opinion were evident on some issues but overall it was shown that early-stage investment is going into a more cooperative phase while mid- to late-stage startups are threatened by a continuing lack of exits for their investors. Companies such as Cadence and Taiwan Semiconductor Manufacturing Co. Ltd. are becoming enablers and — to a degree gate-keepers — for the flow of startups out of Europe. TSMC is the world's leading foundry and has a high-profile presence in Europe.
E-mail This Article | Printer-Friendly Page |
Related News
- Former Moortec executives create chip monitor startup
- Semiconductor startup, Enosemi, launches with a committed commercial license to key silicon photonics design IP created by Luminous Computing
- CDAC, Arm partner to enable semiconductor startups in India through Arm Flexible Access for Startups
- Startup AiM Future Set to Commercialize LG's AI IP
- TSMC Launches OIP 3DFabric Alliance to Shape the Future of Semiconductor and System Innovations
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024