English
QualCore Logic taped out Analog & Mixed Signal application chip
Sunnyvale, Calif., October 29, 2009 - Qualcore logic, a leading Mixed Signal IP and ASIC realization company, today announced that it successfully taped out Analog & Mixed Signal application chip to production for US based company - the leaders in speech technology for consumer products. The application chip includes various Analog & Mixed Signal IP cores and Special IO's.
Analog IP cores include Band gap references, Regulators, PLL, PGA, AMUX, ADC, DAC, XTAL, RC- Oscillator, Comparators, POR, ZPOR, USB1.1, PWM and various GP IOs. The IP's are proved in CSM 180nm technology.
For more details, visit the QualCore Logic website located at: http://www.qualcorelogic.com/. Or, contact its Sales Department at (408) 541-0730, Ext. 205, or sales@qualcorelogic.com
About QualCore Logic
Founded in 1994, QualCore Logic is a leading provider of digital, mixed-signal and analog intellectual property (IP) for system-on-chip (SoC) designs. It can take an engineering or register transfer level (RTL) specification to GDSII through final silicon. It operates design and support centers in Sunnyvale, Calif., and Hyderabad, India, with more than 200 design engineers. Corporate headquarters is located at: 1289 Anvilwood Avenue, Sunnyvale, Calif. 94089. Telephone: (408) 541-0730. Facsimile: (408) 541-0740. Email: sales@qualcorelogic.com. Web Site: http://www.qualcorelogic.com/
|
||||||
Related News
- Silicon Creations Named 2020 TSMC OIP Partner of the Year for Analog / Mixed-Signal IP
- UVM-AMS Working Group Formed to Standardize UVM Analog/Mixed-Signal Extensions
- Silicon Creations Named 2019 TSMC Partner of the Year for Analog / Mixed-Signal IP
- Analog Bits Showcases Silicon of Analog and Mixed Signal IP Products on TSMC N7 Process Targeting Automotive Grade with Split Corner Lots and PVT Characterization Results Available
- Cadence and UMC Collaborate on Certification of Analog/Mixed-Signal Flow for 28HPC+ Process
Breaking News
- Xilinx Introduces Kria Portfolio of Adaptive System-on-Modules for Accelerating Innovation and AI Applications at the Edge
- Synopsys Unleashes PrimeSim Continuum Solution to Accelerate the Design of Hyper-Convergent ICs for Memory, AI, Automotive and 5G Applications
- Movellus Launches Maestro Intelligent Clock Network Platform for SoC Designs
- Rambus Joins DARPA Toolbox Initiative with State-of-the-Art Security and Interface IP
- TSMC certifies Aprisa place-and-route solution from Siemens on TSMC's N6 process
Most Popular
- TSMC Boosts Capital Budget Again, to $30B
- Expedera Introduces Its Origin Neural Engine IP With Unrivaled Energy-Efficiency and Performance
- Synopsys To Expand DesignWare Ethernet IP Portfolio with Acquisition of MorethanIP
- Groq Closes $300 Million Fundraise
- 2020 Global Semiconductor Equipment Sales Surge 19% to Industry Record $71.2 Billion, SEMI Reports
|
E-mail This Article | 
|
|
Printer-Friendly Page |