Dolphin Integration complements its 130 nm catalog with a low voltage release of the ROM Cassiopeia
Meylan, France – November 13, 2009. The patented Cassiopeia architecture for single via programmable ROM is enriched with a capability to operate from nominal voltage down to 1.1 V , both +/- 10%, in the TSMC 130 nm LP process.
Cassiopeia is an architecture already celebrated for attaining low power consumption at nominal voltage on applications such as RFID or high-end mobile. Engineers seeking to maximize power savings can take advantage of the low voltage capability of Cassiopeia: reducing the voltage from 1.5V down to 1.1V results in more than twice further power savings!
Endowed with Dolphin Integration’s “Two in One” Patent, Cassiopeia is not only a low power ROM, but also a dense ROM. Cassiopeia is up to 20% denser than contenders, which enables SoC designers to benefit from an impressive decrease of fabrication costs.
Thanks to the success of Cassiopeia, already in mass fabrication in the TSMC 130 nm process, Dolphin Integration grants the capability to migrate to other foundries starting with SMIC.
The on-line Cassiopeia generator demonstrates flexibility to generate instances of ROM between 1Kb and 1 Mb.
For more information about the Cassiopeia architecture or to gain access to the Cassiopeia online generator for benchmarking purposes:
http://www.dolphin.fr/flip/ragtime/013/ragtime_sROMet_LCL_CASSIOPEIA_013LP.html
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/ragtime
|
Dolphin Semiconductor Hot IP
Related News
- Dolphin Integration complements their portfolio of ROM with a shrinked variant of Cassiopeia for the 152 nm process
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Availability of Dolphin Integration's TSMC-sponsored ROM at the 130 nm BCD 5 V process
- Dolphin Integration announces a thrilling release of the already celebrated Cassiopeia architecture for ROM
- DOLPHIN Integration releases a ROM in 65 nm with Ultra high density and ultra low leakage
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |