Actel Strengthens Fusion Mixed-Signal FPGA IP Offering for xTCA Platform Management Applications
MOUNTAIN VIEW, Calif., November 16, 2009 — Actel Corporation (NASDAQ: ACTL) today announced IP core enhancements for hardware platform management applications. Developed in close collaboration with Pigeon Point Systems, an Actel company, the new and improved cores further strengthen the suitability of Actel Fusion® mixed-signal FPGAs for platform management applications, and especially xTCA™ applications, for which Pigeon Point offers the market-dominant Board Management Reference (BMR) series.
"These DirectCore enhancements further demonstrate the benefits of using Fusion mixed-signal FPGAs for local xTCA management controllers," said Mark Overgaard, president of Pigeon Point Systems. "These enhancements demonstrate the continuing investment by Actel and Pigeon Point Systems in general purpose IP core improvements for management applications."
New and Improved DirectCore Building Blocks
- CoreLPC v2.0 is a new core that provides an APB3-compliant interface to the Low Pin Count (LPC) pin-reduced subset of the Peripheral Component Interconnect (PCI) bus. It also provides an LPC-based implementation of the Keyboard Controller Style (KCS) interface registers that are defined in the Intelligent Platform Management Interface (IPMI) specification. Fusion-based xTCA management controllers that incorporate CoreLPC can communicate with unmodified IPMI-compliant applications running on their corresponding payload processors.
- CorePWM v4.0 adds the capability to measure the frequency of fan tachometer signals. When combined with the current pulse width modulated (PWM) output capabilities of this block, the tachometer input function enables closed loop fan management, and thus Fusion-based xTCA management controllers for fan trays.
- CoreI2C v6.0 implements an interface to the I2C bus that includes key in-box management links based on the Intelligent Platform Management Bus (IPMB). The updated core adds support for a multi-channel configuration to reduce tile consumption in FPGA designs that require many I2C interfaces. Implementing separate I2C channels for each AdvancedMC™ slot in AdvancedTCA® and MicroTCA® carriers improves the robustness and performance of these critical in-box management links.
For more information on Fusion-based and other BMR management, visit www.actel.com/products/solutions/xtca/ or inquire via email to info@pigeonpoint.com.
About Pigeon Point Systems Pigeon Point Systems, a wholly owned subsidiary of Actel Corporation, delivers world-class management components for modular platforms based on the AdvancedTCA, AdvancedMC and MicroTCA architectures to leading companies worldwide. Pigeon Point’s focus on providing dependable, proven solutions for the mandatory management controllers in these architectures allows customers to concentrate on the value-added aspects of their products. Deep expertise on these architectures ensures compliance and interoperability in the Pigeon Point components.
Pigeon Point, an executive member of PICMG, is a leader in its AdvancedTCA, AdvancedMC, and MicroTCA subcommittees and is active in many other technical subcommittees. Pigeon Point is also a contributing member of the Service Availability Forum™ and a leader in its HPI Working Group. For more information on Pigeon Point Systems, visit www.pigeonpoint.com
About Actel
Actel is the leader in low-power FPGAs and mixed-signal FPGAs, offering the most comprehensive portfolio of system and power management solutions. Power Matters. Learn more at www.actel.com.
|
Microsemi Hot IP
Related News
- Pigeon Point Systems Announces MicroTCA Carrier Management Controller BMR Starter Kit Using Fusion Mixed-Signal FPGA
- Pigeon Point Systems Ships ATCA Starter Kits Based on Actel Fusion Mixed-Signal FPGA
- Actel's New Fusion Embedded Development Kit Showcases Unique Mixed-Signal FPGA Design Capabilities
- Actel's Mixed-Signal Power Manager Provides Complete Graphical Design Approach for Fusion Mixed-Signal FPGAs
- Actel Refines Libero IDE to Improve Design Flow for Low-Power IGLOO FPGAs and Mixed-Signal Fusion PSCs
Breaking News
- Baya Systems Raises $36M+ to Propel AI and Chiplet Innovation
- Andes Technology D45-SE Processor Achieves ISO 26262 ASIL-D Certification for Functional Safety
- VeriSilicon and Innobase collaboratively launched second-generation Yunbao series 5G RedCap/4G LTE dual-mode modem IP
- ARM boost in $100bn Stargate data centre project
- MediaTek Adopts AI-Driven Cadence Virtuoso Studio and Spectre Simulation on NVIDIA Accelerated Computing Platform for 2nm Designs
Most Popular
- Alphawave Semi to Lead Chiplet Innovation, Showcase Advanced Technologies at Chiplet Summit
- Arm Chiplet System Architecture Makes New Strides in Accelerating the Evolution of Silicon
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Cadence to Acquire Secure-IC, a Leader in Embedded Security IP
- Blue Cheetah Tapes Out Its High-Performance Chiplet Interconnect IP on Samsung Foundry SF4X
E-mail This Article | Printer-Friendly Page |