Paradigm Works Releases RegWorks Spec2Reg as Free, Open Source Software
Andover, MA, November 17, 2009 — Paradigm Works, Inc., a world-class leader in ASIC and FPGA software and development services, today announced that it has released its RegWorks™ Spec2Reg tool as Free Open Source Software (FOSS) for the chip development community. Spec2Reg provides development teams a fully automated path for taking register definitions from design specification to verification implementation.
The current release of RegWorks Spec2Reg includes predefined templates that enable project teams to translate their Microsoft Word based register definitions to Synopsys' Register Abstraction Layer Format(RALF). The RALF file can then be used to auto-generate requisite SystemVerilog classes for the defined register set.
In addition to the RALF-enabled templates provided with Spec2Reg, Paradigm Works has made the tool fully flexible such that it can output any desired register file format. Development teams can leverage this flexibility by creating Microsoft Word based templates for their project's specific register file output format.
Feel free to contact us or download RegWorks Spec2Reg to understand why other industry-leading companies are using Spec2Reg on their chip development projects. The datasheet is available for circulation to your project team.
|
Related News
- Paradigm Works Releases Free Open Source Software for VMM-based Verification
- Paradigm Works Releases Free Open Source UVM 1.x VerificationWorks Scoreboard
- Paradigm Works Distributes ReleaseWorks As Free, Open Source Software
- Paradigm Works Releases Key Verification Productivity Software for the Open Verification Methodology (OVM)
- Paradigm Works Releases UVM 1.x VerificationWorks
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |