Camera SLVS-EC v.2.0 5.0Gbps / MIPI D-PHY v2-1 4.5Gbps combo Receiver 4-Lane
Fabless ASIC startup eSilicon raises $6 million in funding
Fabless ASIC startup eSilicon raises $6 million in funding
By Semiconductor Business News
February 21, 2002 (1:38 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020221S0056
SANTA CLARA, Calif. -- eSilicon Corp., a fabless chip supplier of ASICs, today announced that it has secured $6 million in funding from a number of investors. Fremont Ventures was the lead investor in eSilicon. Crosspoint Venture Partners, Texas Pacific Group, and a limited number of individual private investors also participated in the round. "eSilicon made remarkable strides in 2001, despite the worst semiconductor downturn in history," said Jack Harding, chairman, president and CEO of eSilicon Corp. "Coupled with recent customer announcements, this significant investment and strong vote of confidence by Fremont Ventures establishes our position as the company that is charting a new course for the ASIC industry," said Harding, who was previously president and CEO of Cadence Design Systems Inc. Last month, Harding announced eSilicon had garnered 10 design wins and he said the company would start shipping its first chips in volume next quarter (see Jan. 23 story). Among eSilicon's first designs are a special delay-locked loop circuit for a digital camera designed for Eastman Kodak; an MP3 encoder/decoder for PortalPlayer; a home gateway device designed for 2Wire; and a one-million-gate device for an undisclosed set-top maker.
Related News
- EVE Raises $6 Million in New Funding
- Chip Express, the Structured ASIC Leader, Raises $12 Million in Funding, Unveils New Name
- Efabless Raises $6.3 Million in Series A-1 Extension, Featuring Investments from GlobalFoundries, Synopsys, and New North Ventures
- Panmesia Raises $12.5 Million in Seed Funding with a Valuation Exceeding $81.4 Million in the CXL Semiconductor Arena
- Celestial AI, the Creator of the Photonic Fabric Optical Interconnect Technology Platform, Raises $100 Million in Series B Funding
Breaking News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Controversial former Arm China CEO founds RISC-V chip startup
- Fundamental Inventions Enable the Best PPA and Most Portable eFPGA/DSP/SDR/AI IP for Adaptable SoCs
- Cadence and TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |