RTP packetizer IP-cores for JPEG XS compressed video encapsulation over ST2110-22
Panelists look at IP quality versus design productivity
Anne-Francoise Pele, EE Times
(12/09/2009 6:33 AM EST)
PARIS — A fundamental problem in the industry is to analyze and implement the tradeoffs between improving IP quality and losing design productivity. During a panel discussion at the IP-ESC 2009 Conference last week in Grenoble, France, IP buyers and sellers confronted experiences and issues.
Franois Rémond, director, CAD & design methodology at STMicroelectronics NV (Geneva, Switzerland), recognized that, over the last few years, SoC design productivity raised thanks to IP-based integration methods. At the same time, he observed that IP quality improved with costly investments in design for reuse methods.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Denso Gains Significant Productivity and Quality-of-Results Advantages with Cadence Mixed-Signal, Low-Power Solutions
- Jasper Design Automation Announces ActiveDesign With Behavioral Indexing for Greater RTL Design Quality and Designer Productivity
- Panelists laud 'Nordstrom' approach to IP quality
- Silverback Systems Increases Verification Productivity and Product Quality with Verisity's Verification Process Automation
- Verisity Announces E Reuse Methodology 'eRM' for Reusable, High-quality, Verification Component Development; eRM Boosts Productivity and Ensures Interoperability for All eVCs
Breaking News
- Expedera Introduces Its Origin Neural Engine IP With Unrivaled Energy-Efficiency and Performance
- PLDA Introduces a Complete Line of PCIe IP for USB4, Enabling PCIe Support in USB4 Hubs, Hosts and Devices
- DSP Concepts Enables Audio Weaver for the Cadence Tensilica HiFi 5 DSP
- Logic Design Solutions Introduces the first NVMe HOST IP on POLARFIRE SoC FPGA
- TSMC Boosts Capital Budget Again, to $30B
Most Popular
- Synopsys To Expand DesignWare Ethernet IP Portfolio with Acquisition of MorethanIP
- Siemens expands industry-leading IC verification portfolio through acquisition of OneSpin Solutions
- Arm and NVIDIA: Fueling Innovation for the Next Era of Compute
- OpenFive Tapes Out SoC for Advanced HPC/AI Solutions on TSMC 5nm Technology
- Avery Design Debuts CXL 2.0 System-level VIP Simulation Solution