32-bit RISC-V embedded processor with TUV SUD ISO 26262 ASIL B certification
Panelists look at IP quality versus design productivity
Anne-Francoise Pele, EE Times
(12/09/2009 6:33 AM EST)
PARIS — A fundamental problem in the industry is to analyze and implement the tradeoffs between improving IP quality and losing design productivity. During a panel discussion at the IP-ESC 2009 Conference last week in Grenoble, France, IP buyers and sellers confronted experiences and issues.
Franois Rémond, director, CAD & design methodology at STMicroelectronics NV (Geneva, Switzerland), recognized that, over the last few years, SoC design productivity raised thanks to IP-based integration methods. At the same time, he observed that IP quality improved with costly investments in design for reuse methods.
E-mail This Article | Printer-Friendly Page |
Related News
- Cadence Unveils Joules RTL Design Studio, Delivering Breakthrough Gains in RTL Productivity and Quality of Results
- Synopsys Delivers Higher Productivity and Quality for Advanced-Node 5G/6G SoCs on Samsung Foundry's Low-Power Process
- Cadence Extends Digital Design Leadership with Revolutionary ML-based Cerebrus, Delivering Best-in-class Productivity and Quality of Results
- Jasper Design Automation Announces ActiveDesign With Behavioral Indexing for Greater RTL Design Quality and Designer Productivity
- Panelists laud 'Nordstrom' approach to IP quality
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance