32-bit RISC-V embedded processor with TUV SUD ISO 26262 ASIL B certification
DOLPHIN Integration moving ahead towards Assertion-Based Verification with SLASH
Grenoble, France -- December 11, 2009 -- With the autumn 2009 releases of SLASH, DOLPHIN Integration is delivering a significant upgrade for automating specification-based design verification techniques. Indeed, the bundle SLASH - schematic editor SLED coupled with mixed signal simulator SMASH – now natively supports Property Specification Language (PSL) assertions to empower designers for performing Assertion-Based Verification (ABV).
PSL is a language based on the Sugar language which originated at IBM Haifa. It has been IEEE standardized as PSL in 1995. It aims at specifying design properties through assertions to ensure that a circuit meets its specifications.
The designer or the verification engineer can instantiate PSL assertions in his design and simulate them for validation purposes with the relevant options of both SLED and SMASH. Moreover, the SLED ABV option enables to automatically generate synthesizable hardware checkers which can be embedded in a test chip, an FPGA, a secure circuit or a mission critical circuit for real-time monitoring. The generated RTL views of PSL properties (in Verilog or VHDL) can be easily integrated into any design environment.
You are now able to easily design circuits with embedded monitoring capabilities!
For more information on PSL, feel free to download the presentation sheet or contact Nathalie Dufayard at solutions@dolphin.fr
The free discovery options of SMASH & SLED are available for download at:
- http://www.dolphin.fr/medal/smash/smash_download.php
- http://www.dolphin.fr/medal/sled/sled_download.php
|
Dolphin Design Hot IP
Related News
- Dolphin Integration brings relief to Assertion-Based Verification
- OneSpin Delivers First SystemC Assertion-Based Formal Verification Solution
- OneSpin Solutions Offers Full Availability of its Cloud Computing System After Successful Beta Program
- OneSpin launches industry’s first comprehensive solution for automatic metric-driven formal assertion-based verification coverage analysis and measurement
- NextOp Reduces Engineering Development Time with BugScope Assertion Synthesis for Assertion-Based Verification
Breaking News
- Alphawave Semi announced today a refocussing of the Board of Directors after reaching the three-year milestone since the Company's IPO
- Synopsys and Samsung Electronics Collaborate to Achieve First Production Tapeout of Flagship Mobile CPU with Leading Performance on Samsung Foundry's GAA Process
- Worldwide Silicon Wafer Shipments Dip 5% in Q1 2024, SEMI Reports
- GOWIN's progress in global automotive market gathers momentum with award of ISO 26262 certification for its FPGA design environment
- PCI-SIG® Announces CopprLink™ Cable Specifications for PCIe® 5.0 and 6.0 Technology
Most Popular
- Silvaco Announces Launch of Initial Public Offering
- TSMC's A16 Process Moves Goalposts in Tech-Leadership Game
- Radiation-Tolerant PolarFire® SoC FPGAs Offer Low Power, Zero Configuration Upsets, RISC-V Architecture for Space Applications
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- QuickLogic Releases Aurora 2.6 with Expanded Operating System Support and Up to 15% Faster Performance
E-mail This Article | Printer-Friendly Page |