Freescale Semiconductor Collaborates with Mentor Graphics on Tessent Silicon Test, Yield Analysis, Calibre Physical Verification and DFM
WILSONVILLE, Ore. -- January 11, 2010 --Mentor Graphics Corporation (NASDAQ:MENT - News) today announced that Freescale Semiconductor (NYSE:FSL - News) (NYSE:FSL.B - News) has selected Mentor as an ideal partner in the silicon test, yield analysis, physical verification and DFM technology areas.
The collaboration enables Freescale’s deployment of Mentor's Tessent™ and Calibre® technologies covering design for test (DFT), physical verification and analysis, advanced resolution enhancement technologies (RET), and pre- and post-tapeout design for fabrication and manufacturability (DFM). The new technologies expand on the work of an existing collaboration between Freescale and Mentor for developing design flows and methods to improve design for manufacturing and silicon test capabilities.
"Freescale needs fast time-to-market, so we continue to invest significant resources to provide leading-edge capability throughout the design process," said Ken Hansen, Vice President and Chief Technology Officer at Freescale. "Mentor's platforms are an integral part of Freescale's design flow, helping us provide silicon solutions that have a high degree of testability, reliability and manufacturability. We chose Mentor Graphics because of its leadership in the DFT, physical verification and DFM technology areas. This alliance enables Freescale to leverage one design flow to expand product functionality and serve multiple markets, while reducing our development cycle time."
"As a close partner with Freescale, we continue to see the benefits of working together on our common goal of achieving higher product functionality and reliability with accelerated time to market," said Joseph Sawicki, Vice President and General Manager for the Design-to-Silicon division at Mentor Graphics. “Our work together helps Mentor provide technologies to Freescale that increase the performance and scalability of their most advanced SoC designs.”
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ:MENT - News) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronics and semiconductor companies. Established in 1981, the company reported revenues over the last 12 months of about $800 million and employs approximately 4,425 people worldwide. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon, 97070-7777. World Wide Web site: http://www.mentor.com/.
|
Related News
- Mentor Graphics Outlines Strategy to Unify Silicon Test and Yield Analysis
- Open-Silicon Improves Test Quality with Mentor Graphics Tessent Cell-Aware Test
- TSMC Adopts Mentor Graphics Calibre Physical Verification Tool Into Its SoC Design Flow
- Mentor introduces Tessent Safety ecosystem to meet IC test requirements of the autonomous vehicles era
- Mentor Graphics expands formal verification's reach with new cross-platform GUI and apps for sequential logic equivalence checking and CDC gate-level analysis
Breaking News
- Enflame leverages Mentor's Tessent DFT solutions for innovative cloud AI chip targeting neural network training
- Revenue Ranking of Global Top 10 IC Design Companies Shows U.S. Companies Having Divergent Performances in 3Q19, Says TrendForce
- Breker Verification Systems Launches Unique RISC-V TrekApp for Automated, High-Coverage System Integration Test Suite Synthesis
- CEA-Leti Builds Fully Integrated Bio-Inspired Neural Network with RRAM-Based Synapses & Analogue Spiking Neurons
- INSPECTOR diagnostic and debug platform passed the PCIe 4.0 compliance
Most Popular
- Cobham Releases RISC-V Processor IP Core
- Lattice and SiFive Announce Collaboration to Allow Lattice FPGA Developers Easy Access to RISC-V Processors
- MediaTek selects Nucleus RTOS for next-generation modem technology
- Cobham Releases LEON5 Processor IP Core
- Calterah Semiconductor's Automotive Radar SoC Enters Mass Production Using Synopsys DesignWare ARC Processor IP
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |