EDA pundits confront market projections for 2010
By Anne-Francoise Pele
EETimes (February 01, 2010)
PARIS — 2010 has just started, and there is no better time to generate estimates and predictions for this year's EDA market. Three EDA industry experts have agreed to share their projections with EE Times.
2009 was quite a tumultuous year for the EDA industry. However, there are signs that there is some economic light at the end of the tunnel. Revenue improved on a sequential basis in the third quarter of 2009, ending the longest string of successive declines since at least 1997, according to the EDA Consortium (EDAC) trade group.
EDA revenue for the third quarter of last year totaled nearly $1.17 billion, up 3.8 percent compared to the second quarter of the year, according to EDAC's latest report. But revenue continued to decline on a year-to-year basis, down 7.2 percentcompared to the third quarter of 2008. EDAC's four-quarter moving average also declined 13.1 percent.
EE Times presents a discussion with EDA pundits Walden Rhines, EDAC chair and chairman and CEO of Mentor Graphics Corp., Gary Smith, principal of Gary Smith EDA, and Joseph Borel, former executive vice president in central research and development at STMicroelectronics NV and now of the JB-R&D consulting company.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- EDA Consortium Reports Revenue Increase for Q2 2010
- EDA chiefs hazard no guesses on 2010 market
- The SHD Group Has Released a Complimentary Version of the 2024 RISC-V Market Analysis Report Containing Current Market Data and Future Projections
- Market Leaders Collaborate with Synopsys to Realize Gains of Generative AI Across Synopsys.ai Full EDA Stack
- EDA Vendors Spread Wings as Market Softens
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation