HiSilicon, a Division of Huawei, Licenses Tensilica's Xtensa Dataplane Processor and ConnX DSP IP Cores
Update: Cadence Completes Acquisition of Tensilica (Apr 24, 2013)
Schenzen, CHINA - February 9, 2010 - Tensilica, Inc. announced today that HiSilicon Technologies has licensed Tensilica's Xtensa customizable dataplane processors (DPUs) and ConnX DSP (digital signal processing) semiconductor IP cores. HiSilicon will use Tensilica's DPUs and DSPs in network equipment chip design.
"We conducted a thorough review and evaluation of licensable DSP IP cores before selecting Tensilica," stated Teresa He, Vice President of HiSilicon. "Tensilica's unique ability to combine world-class DSP capability with the flexibility and customization of the Xtensa DPUs gives HiSilicon the opportunity to strongly differentiate our products. We feel this will give us a strong competitive advantage."
"We are pleased that HiSilicon, a world leader in mobile wireless, has selected Tensilica's DPUs and ConnX DSP cores," stated Tensilica president and CEO Jack Guedj. "Their data-intensive, high-throughput and power efficient applications are an ideal match for our customizable DPUs."
About HiSilicon Technologies
HiSilicon provides ASICs and solutions for communication network and digital media. These ASICs are widely used in over 100 countries and regions around the world. In the digital media field, Hisilicon has already released the SoC and solution for network surveillance, videophone, DVB and IPTV. For more information see www.hisilicon.com.
About Tensilica
Tensilica, Inc. - the leader in customizable dataplane processors - is a semiconductor IP licensor recognized by the Gartner Group as the fastest growing semiconductor IP supplier in 2008. Dataplane Processor Units (DPUs) combine the best capabilities of CPUs and DSPs while delivering 10-to-100-times the performance because they can be customized using Tensilica's automated design tools to meet specific dataplane performance targets. Tensilica's DPUs power SOC designs at system OEMs and five out of the top 10 semiconductor companies for products including mobile phones, consumer electronics devices (including digital TV, Blu-ray Disc players, broadband set top boxes and portable media players), computers, and storage, networking and communications equipment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.
|
Related News
- HiSilicon, a Division of Huawei, Extends License of Tensilica's IP Cores, ConnX Baseband Engine, and HiFi Audio DSP for LTE Base Stations and Handsets
- ClariPhy Licenses Tensilica's Xtensa Dataplane Processor (DPU) for Optical Networking Mixed Signal, Digital Signal Processing (MXSP) SOCs
- Chelsio Communications Licenses Tensilica's Xtensa LX Customizable Dataplane Processor Core for 10 Gigabit Ethernet
- Renesas Licenses Cadence' Tensilica ConnX D2 DSP for Next-Generation IoT Chip
- Phison Licenses Tensilica's Dataplane Processor (DPU) for NAND Flash Memory Controllers and SSD Applications
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |