ARM to detail power-efficient design technique
Dylan McGrath, EE Times
(02/09/2010 10:04 AM EST)
SAN FRANCISCO—Using a hybrid technique for dynamic detection and correction of timing errors, researchers from ARM Holdings plc and the University of Michigan have demonstrated a 52 percent reduction in power on a 65-nm ARM instruction set architecture (ISA) processor running at more than 1 GHz, according to a paper scheduled to be presented at the International Solid State Circuits Conference (ISSCC) here Tuesday (Feb. 9).
E-mail This Article | Printer-Friendly Page |
Related News
- ARM Unveils its Highest Performing, Most Power-Efficient 4K-Capable Mobile Display Processor
- Ittiam's power-efficient VP9 and H.265 decoders optimized for ARM Mali and ARM Cortex-A processors showcased by ARM, Samsung System LSI and other partners at CES 2014
- LSI Introduces Axxia 5500 Communication Processors with ARM Technology for High-Performance, Power-Efficient Networks
- Codethink announces high-performance power-efficient ARM server, the Baserock Slab.
- Toshiba Drives Power-Efficient Appliance Design With New Dual-Motor, ARM Technology-Based Microcontroller
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process