NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Jasper Releases New Formal Verification Proof Kits For LPDDR1, LPDDR2 and DDR3
MOUNTAIN VIEW, Calif. – Feb. 22, 2010 – Jasper Design Automation, provider of advanced formal technology solutions, today announced the availability of Proof Kits for LPDDR1 and LPDDR2, and DDR3 SDRAM. These Jasper Proof Kits are sets of properties, written in SystemVerilog, related to standard JEDEC interface protocols. Each Proof Kit includes a Formal Testplan providing detailed instructions on verifying DDR designs, plus properties for the protocol that the JasperGold® Verification System can prove against designs employing the standard. LPDDR solutions are experiencing high growth in mobile and embedded markets as demand for the low-power parts surges.
“These new LPDDR and DDR3 Proof Kits both speed verification for these high-demand memories, and ensure conformance with industry standards,” said Lawrence Loh, Jasper Vice President of Worldwide Applications Engineering. “They join our existing Proof Kits for SDR, DDR and DDR2, and we continue to actively follow and support new standards as they emerge.”
Availability
The new DDR Proof Kits are currently available as a chapter within Jasper Formal Testplanner, and provided at no additional charge to current licensees of Formal Testplanner.
|
Related News
- Jasper DFI Formal Verification Proof Kits Now Available
- Jasper Introduces Intelligent Proof Kits For Faster, More Accurate Verification of SoC Interface Protocols
- Jasper Launches Security Path Verification App - Industry's First Formal Solution for Detecting Security Vulnerabilities in SoC Designs
- Jasper and Duolog Partner to Combine SoC Integration with Formal Verification
- Jasper Makes Formal Verification Power-Aware with a New Low Power App for Verification of SOCs with Multiple Power Domains
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |