12bit 5Gsps silicon proven High performance Current Steering DAC IP Core
Jasper Releases New Formal Verification Proof Kits For LPDDR1, LPDDR2 and DDR3
MOUNTAIN VIEW, Calif. – Feb. 22, 2010 – Jasper Design Automation, provider of advanced formal technology solutions, today announced the availability of Proof Kits for LPDDR1 and LPDDR2, and DDR3 SDRAM. These Jasper Proof Kits are sets of properties, written in SystemVerilog, related to standard JEDEC interface protocols. Each Proof Kit includes a Formal Testplan providing detailed instructions on verifying DDR designs, plus properties for the protocol that the JasperGold® Verification System can prove against designs employing the standard. LPDDR solutions are experiencing high growth in mobile and embedded markets as demand for the low-power parts surges.
“These new LPDDR and DDR3 Proof Kits both speed verification for these high-demand memories, and ensure conformance with industry standards,” said Lawrence Loh, Jasper Vice President of Worldwide Applications Engineering. “They join our existing Proof Kits for SDR, DDR and DDR2, and we continue to actively follow and support new standards as they emerge.”
Availability
The new DDR Proof Kits are currently available as a chapter within Jasper Formal Testplanner, and provided at no additional charge to current licensees of Formal Testplanner.
|
Related News
- Jasper DFI Formal Verification Proof Kits Now Available
- Jasper Introduces Intelligent Proof Kits For Faster, More Accurate Verification of SoC Interface Protocols
- Jasper Launches Security Path Verification App - Industry's First Formal Solution for Detecting Security Vulnerabilities in SoC Designs
- Jasper and Duolog Partner to Combine SoC Integration with Formal Verification
- Jasper Makes Formal Verification Power-Aware with a New Low Power App for Verification of SOCs with Multiple Power Domains
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |