OSCI Completes First Analog/Mixed-Signal Standard for SystemC-based Design
SystemC AMS extensions enrich ESL design methodologies for mixed-signal applications
DATE CONFERENCE – DRESDEN, Germany – March 8, 2010 – The Open SystemC Initiative (OSCI), an independent non-profit organization dedicated to supporting and advancing SystemC™ as an industry-standard language for electronic system-level (ESL) design, today released the SystemC Analog/Mixed-signal (AMS) extensions language standard, AMS 1.0. The AMS 1.0 standard is the first modeling language targeting system-level design and verification to describe analog/mixed-signal behavior as natural extension to existing SystemC-based design methodologies.
Designed for use with IEEE Std. 1666™-2005, the AMS language standardizes new class libraries, layered on top of the SystemC standard, featuring specialized AMS system-level design and modeling methods. The AMS language reference manual (LRM) introduces new execution semantics for efficient simulation of discrete- and continuous-time behavior, and incorporates updates from the public review conducted in early 2009.
The AMS 1.0 standard is available for download under open-source license at www.systemc.org. The standard includes the requirements specifications, AMS language reference manual (LRM), and a user’s guide, a comprehensive manual explaining all fundamentals of the AMS language standard and how to use the extensive set of features for AMS behavioral modeling at the system-level.
“The AMS extensions demonstrate how SystemC further advances with the collaborative effort of semiconductor industry, universities and research institutes,” said Eric Lish, OSCI Chairman. “I am delighted that OSCI is in the center of this standardization effort, driving these innovative ESL design methodologies.”
The AMS standard was developed by the OSCI AMS working group, with the objective to define a true system-level modeling language as an extension to SystemC. The new class definitions defined by the SystemC AMS extensions are essential to describe AMS systems at different levels of abstraction.
“The SystemC AMS extensions have evolved significantly with the availability of the LRM and user’s guide today,” said Martin Barnasconi, Chairman of OSCI’s AMS working group. “I am very pleased with this achievement, and we look forward to the widespread use and adoption of this AMS standard.”
The AMS working group members will continue to promote SystemC and the AMS extensions, and will be providing periodic updates at many workshops, tutorials, and conferences over the course of this year.
About SystemC and OSCI
The Open SystemC Initiative (OSCI) is an independent, not-for-profit association composed of a broad range of organizations dedicated to supporting and advancing SystemC as an open industry standard for system-level modeling, design, and verification. SystemC is a language built in C++ that spans from concept to implementation in hardware and software. For further information about SystemC and OSCI visit www.systemc.org.
|
Related News
- OSCI Debuts Standard for SystemC Analog Mixed-Signal Extensions
- Accellera Systems Initiative completes SystemC AMS 2.0 standard for mixed-signal design of electronic systems
- OSCI Welcomes Adoption of SystemC AMS 1.0 Standard Inside Industrial Design Flows for Mixed-Signal System Design
- Accellera Systems Initiative Enhances IP-XACT Standard with New Vendor Extensions for Analog/Mixed-Signal and Low-Power Designs
- Accellera Board Approves Universal Verification Methodology for Mixed-Signal (UVM-MS) 1.0 Standard for Release
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |