Lessons for IP reuse
By Chris Edwards
theiet.org (March 1, 2010)
In the ten years or so that it has taken for design reuse, or design with IP, to go from a niche interest to mainstream chip implementation, teams have developed an understanding of what it can do for them, and how to budget accordingly. However, there are still surprises to be negotiated, as some aspects of design reuse are counter-intuitive, especially when it comes to reusing some piece of IP developed in-house in another chip. Designers found this out at the end of last years as they converged on the IP-ESC event in Grenoble, France - the main conference for IP-based design in Europe.
For starters, there is a design-time cost just in integrating the IP, which Andrea Fortunato, director of professional services at design-analytics specialist Numetrics, estimates at a minimum of 10 per cent.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- Technology Analyzer transforms analog IP reuse
- eInfochips to Exhibit and Present at Design & Reuse IP-SoC Silicon Valley 2020
- Former Google and Tesla Engineer Chris Lattner to Lead SiFive Platform
- Radiant 1.1 Lattice FPGA Design Tools Release Accelerates Design Reuse
- Sankalp Semiconductor to Exhibit & Present at Design & Reuse IPSoC Santa Clara 2019
Breaking News
Most Popular
- TSMC to Kick off Mass Production of Intel CPUs in 2H21 as Intel Shifts its CPU Manufacturing Strategies, Says TrendForce
- Gartner Says Worldwide Semiconductor Revenue Grew 7.3% in 2020
- Qualcomm to Acquire NUVIA
- Value of Semiconductor Industry M&A Agreements Sets Record in 2020
- Chips&Media Adds Extraordinary Features in the Next-Generation Video Codec IPs, introducing the WAVE6 Series