Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Justice Dept. plans intellectual property hearings
![]() |
Justice Dept. plans intellectual property hearings
By George Leopold, EE Times
November 15, 2001 (3:24 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011115S0053
WASHINGTON The U.S. Department of Justice said Thursday (Nov. 15) that it will host hearings next year along with the Federal Trade Commission on the relationship of antitrust and intellectual property (IP) laws. The hearings are scheduled to begin in January, but specific dates must still be published in the Federal Register. Charles James, head of the department's Antitrust Division, said topics for the hearings would include the relationship between IP and innovation, licensing, patent pooling and other types of joint use of IP as well as competitive issues in patent settlements. "The interplay of antitrust and intellectual property is increasingly important in today's economy," James said. The Antitrust Division has long conducted reviews of intellectual property issues on behalf of specific industries to provide guidance on antitrust enforcement. In June 1999, for instance, it released a "business review letter" approving joint licensing of patents for DVD players.
Related News
- BrainChip's Latest US Patent Award Extends Intellectual Property Strength and its Leadership in Edge Learning
- GlobalFoundries Files Lawsuit Against IBM to Protect its Intellectual Property and Trade Secrets
- EU Chips Act: Key Intellectual Property Considerations
- Edgewater Wireless Expands Intellectual Property Monetization Initiatives
- Taiwan's Intellectual Property and Commercial Court Announced Its Ruling on UMC and Other Defendants with Respect to Micron Case
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |