MIPI C-PHY v1.2 D-PHY v2.1 RX 2 trios/2 Lanes in TSMC (16nm) for Automotive
Ultra High-Performance MIPS64 Architecture Powers Cavium Networks' New Multi-Core Processors
Single-chip 8 to 32-core OCTEON® II Processors Target Energy-Efficient Data Center, Mobile Internet and the Borderless Enterprise
SUNNYVALE, Calif.- May 11, 2010 -MIPS Technologies, Inc. (NASDAQ: MIPS), a leading provider of industry-standard processor architectures and cores for digital consumer, home networking, wireless, communications and business applications, announced that its MIPS64® architecture is powering the new OCTEON® II CN68XX/67XX processor families introduced today by Cavium Networks (NASDAQ: CAVM). The new processors integrate 8 to 32 enhanced MIPS64 cores with up to 48GHz of 64-bit compute power in a single chip, delivering high performance and application acceleration for borderless enterprise, mobile internet infrastructure, secure data center and cloud computing applications. The new processors also deliver a high level of power efficiency with new technology that dynamically adjusts power based on the application-level processing requirement.
"MIPS is the architecture of choice for networking and communications applications, delivering ultra high-performance, energy efficiency and an unsurpassed ecosystem for these applications," said Syed Ali, president and CEO, Cavium Networks. "Through our close relationship with MIPS Technologies and the openness and flexibility of the MIPS® architecture, we are delivering groundbreaking processors with an unprecedented level of compute power. We are seeing increasing adoption of our OCTEON processors among a wide range of Tier-1 companies. We are also aggressively expanding our served markets across the Enterprise, Data Center and Service Provider segments."
"Cavium Networks is creating some of the industry's most advanced products for networking, communications and storage applications," said Sandeep Vij, president and CEO, MIPS Technologies. "Due largely to the innovation of MIPS architectural licensees like Cavium Networks, the MIPS architecture is displacing the competition in the networking market. As data traffic increases across wired and mobile networks, companies are increasingly looking to MIPS to provide the high performance and efficiency needed for the next generation of products."
Cavium's MIPS-Based OCTEON II products are supported by more than 50 tier-1 partners providing operating systems and tools, software applications/stacks, debuggers, complementary silicon, ATCA and hardware appliances, consulting, and other products and services.
The MIPS64 architecture sets a new performance standard for 64-bit MIPS-Based embedded processors. By incorporating powerful features, standardizing privileged mode instructions, supporting past ISAs and providing an upgrade path from the MIPS32® architecture, the MIPS64 architecture provides a solid high-performance foundation for future MIPS processor-based development.
About Cavium Networks
Cavium Networks is a leading provider of highly integrated semiconductor products that enable intelligent processing for networking, communications, and the digital home. Cavium Networks offers a broad portfolio of integrated, software-compatible processors ranging in performance from 100 Mbps to 40 Gbps that enable secure, intelligent functionality in enterprise, data-center, broadband/consumer and access and service provider equipment. Cavium Networks processors are supported by ecosystem partners that provide operating systems, tool support, reference designs and other services. Cavium Networks principal offices are in Mountain View, CA with design team locations in California, Massachusetts, India and Taiwan. For more information, please visit: http://www.caviumnetworks.com.
About MIPS Technologies, Inc.
MIPS Technologies, Inc. (NASDAQ: MIPS) is a leading provider of industry-standard processor architectures and cores that power some of the world's most popular products for the home entertainment, communications, networking and portable multimedia markets. These include broadband devices from Linksys, DTVs and digital consumer devices from Sony, DVD recordable devices from Pioneer, digital set-top boxes from Motorola, network routers from Cisco, 32-bit microcontrollers from Microchip Technology and laser printers from Hewlett-Packard. Founded in 1998, MIPS Technologies is headquartered in Sunnyvale, California, with offices worldwide. For more information, contact (408) 530-5000 or visit www.mips.com.
|
Related News
- Ultra High-Performance MIPS64 Architecture Powers Cavium's New Multi-Core Processors
- High-Performance MIPS64 Architecture Drives Cavium Networks' New OCTEON II Processors
- Cavium Networks Announces Breakthrough Next Generation OCTEON II Multi-Core MIPS64 Internet Application Processor Family With 1 to 32 Cores
- Coherent Logix Selects Kandou's SerDes IP for its Low-Power, High-Performance C-Programmable Processors
- Vidatronic Contributes Expertise to AMD's Latest High-Performance Processors
Breaking News
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
Most Popular
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
E-mail This Article | Printer-Friendly Page |