First Silicon Success With LPDDR2 SDRAM Controller IP For High-Performance, Low-Power SoC
Collaboration with Denali Software Achieves High-Quality Databahn LPDDR2 SDRAM Controller IP and DFI-Compliant PHY Enables 400 MHz On Advanced 45-nm Process Technology
SUNNYVALE, CA -- May 19, 2010 -- Denali Software, Inc., a leading provider of electronic design automation (EDA) software and intellectual property (IP), today announced that ST-Ericsson, a global leader in wireless semiconductors and mobile platforms, has leveraged Denali’s high-performance Databahn Low-Power Double Data Rate 2 (LPDDR2) Synchronous DRAM (SDRAM) controller IP along with STMicroelectronics’ DFI-compliant Physical IP (PHY) in its smartphone platform the U8500 on STMicroelectronics’ advanced low-power 45-nanometer (nm) CMOS manufacturing technology. The U8500 smartphone platform achieved data rates up to 800 Megabits per second per pin at 400 MHz on LPDDR2 interfaces and is an ideal solution for engineers targeting low-power mobile applications. By utilizing Denali’s design IP, ST-Ericsson was able to accelerate its LPDDR2 memory system design, lower its integration risk, and speed its time-to-market for its new innovative cell-phone chip.
According to STMicroelectronics, Denali’s configurable controller IP provides the highest level of quality required from a technology vendor. STMicroelectronics’ state-of the-art 1.2V LPDDR2 Input/Output pads (I/O) sustain 800Mbps at 8.5pF across full PVT range ensuring precision output impedance, with programmable drive to adapt various load conditions on board, compliant with all Electrostatic Discharge (ESD) standard levels.
Denali’s Databahn LPDDR2 controller IP features automatic power control for self-refresh, power-down, and dynamic frequency scaling (DFS). Additionally, the LPDDR2 controller enables the implementation of power domain retention, source-biasing, and shut-off to meet the stringent power requirements required for mobile applications.
“This recent success demonstrates our commitment to provide our customers with advanced solutions that speed time-to-market on leading-edge process technologies,” commented Mark Gogolewski, CTO of Denali Software. “Our low-power IP solutions and ST-Ericsson’s power-reduction technologies help designers targeting mobile applications to rapidly move from tape-out to production silicon with lower system development costs, and improve performance and reliability.”
About Databahn DDR SDRAM Solutions
Denali’s Databahn DDR memory high-performance solution ensures compatibility with all the latest high-speed memory technologies, including the many DDR3/2 and LPDDR2/1 devices from all major memory vendors, and supports all process technology nodes. Databahn DRAM memory controllers are DFI-compliant, highly configurable, and easy-to-integrate, enabling an opportune match for a wide range of system architectures. For more info, visit: www.denali.com/dram and www.ddr-phy.org.
About Denali Software
Denali Software, Inc., is a leading provider of electronic design automation (EDA) software and intellectual property (IP) for system-on-chip (SoC) design and verification. Denali delivers the industry’s most trusted solutions for deploying PCI Express, USB, NAND Flash and DDR DRAM subsystems. Developers use Denali’s EDA, IP and services to reduce risk and speed time-to-market for electronic system and chip design. Denali is headquartered in Sunnyvale, California and has offices around the world to serve the global electronics industry. More information about Denali, its products and services is available at www.denali.com.
|
Related News
- Tenstorrent Achieves First-Pass Silicon Success for High-Performance AI Processor SoC Using Synopsys' Broad DesignWare IP Portfolio
- NSITEXE Achieves First-Pass Silicon Success for High-Performance Data Flow Processor-based SoC Test Chip Using DesignWare IP
- Habana Labs Achieves First-Pass Silicon Success for High-Performance AI Processor SoC Using DesignWare IP
- Cadence and Arm Deliver First SoC Verification Solution for Low-Power, High-Performance Arm-Based Servers
- Synopsys Announces Industry's First Complete LPDDR4 IP Solution for High-Performance, Low-Power Mobile SoC Designs
Breaking News
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
- Xiphera Partners with IPro for the Israeli Chip Design Market
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- EXTOLL collaborates with Frontgrade Technologies for High-Speed SerDes IP
Most Popular
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Crypto Quantique collaborates with ADLINK to simplify and enhance device security in industrial PCs
E-mail This Article | Printer-Friendly Page |