Ridgetop Group Offers Breakthrough NBTI Solution Addressing Increasing IC Reliability Concerns
TUCSON, Ariz. -- June 7, 2010 -- Ridgetop Group, Inc. announced that it has designed and patented a solution for measuring IC performance degradation caused by Negative Bias Temperature Instability (NBTI) in deep subnanometer semiconductor processes. NBTI problems became a focal point of discussion during the March 2010 DATE (Design, Automation, and Test in Europe) conference in Germany.
NBTI, an effect that causes a gradual increase in transistor threshold voltage, manifests as slower transistor switching speeds and decreased circuit performance. Presentations at the DATE conference on the topic of detrimental NBTI effects showed the increasing impact of this phenomenon to significantly reduce life cycles on small‐geometry circuits by as much as 50 percent.
Ridgetop’s silicon‐verified NBTI Prognostic Cell intellectual property (IP) block, and similar blocks for Time‐Dependent Dielectric Breakdown (TDDB) and Hot Carrier Injection (HCI), when inserted into a host circuit, not only monitor the state of health of the host circuit but signal an early warning of the onset of declining circuit performance. The IP is available in a number of process nodes and can be configured for most processes.
Ridgetop Group Marketing Director Phil Davies notes, “With the rapid deployment of smaller geometry processes, previous second‐ and third‐order circuit physical phenomena have begun to have a direct impact on circuit life cycle performance, so an in‐situ circuit health monitor for these effects is crucial.”
“The NBTI Prognostic Cell is the newest member of Ridgetop’s Sentinel Silicon™ library, and joins other solutions that we offer to designers of critical systems, including SJ BIST™ (for BGA intermittencies), and many others,” said Ridgetop Group CEO Doug Goodman.
About Ridgetop Group
Ridgetop Group, Inc. is the world leader in providing advanced electronic prognostic and diagnostic solutions, semiconductor IP blocks and test structures, and unique built‐in self‐test (BIST) solutions for critical applications. Founded in 2000, Ridgetop has built an impressive list of commercial and government customers in North America, Europe, and Asia.
For more information, please contact Phil Davies, Director, Sales and Marketing at 520‐742‐3300, phil.davies@ridgetopgroup.com, or visit our website at www.RidgetopGroup.com
|
Ridgetop Group, Inc. Hot IP
Related News
- Ridgetop Group Offers IP License Rebate to Celebrate its Participation in Altera's AMPP Partnership Program
- TSMC Announces Breakthrough Set to Redefine the Future of 3D IC
- GBT Receives Patent Grant Notification Covering its Integrated Circuits Reliability Verification Analysis and Auto-Correction Technology
- Intrinsic ID to Attend Multiple Industry Events in June Addressing Increasing Need for Device-Level Security
- Diakopto Unleashes Breakthrough ParagonX EDA Tool, Platform and Methodology to Dramatically Accelerate IC Design Debugging and Optimization
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |