Secure-IC's Securyzr(TM) Network Security Crypto Accelerator
Synopsys Acquires High-level Synthesis Technology from Synfora, Inc.
MOUNTAIN VIEW, Calif. -- June 10, 2010 -- Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced it has acquired technology, engineering resources and other assets of Synfora, Inc., a provider of C/C++ high-level synthesis tools used to design complex systems-on-chips (SoCs) and FPGAs. The asset acquisition strengthens Synopsys' position in system-level design and verification and enhances the company's FPGA-based prototyping solutions.
Synfora's technology enables designers to quickly create and synthesize IC building blocks starting from a description written in the C or C++ programming language. The advantages of Synfora's technology, including high capacity and quality of results for performance, area and power, are production-proven in leading-edge designs. Customers who have adopted Synfora's tools have experienced the benefits of the technology for their FPGA and SoC designs through integration with Synopsys' Synplify® Premier synthesis and Galaxy™ Implementation Platform.
"This acquisition adds proven C/C++ high-level synthesis technology to our system-level solutions portfolio and broadens Synopsys' comprehensive solutions for block creation and optimization," said Joachim Kunkel, senior vice president and general manager of the Solutions Group at Synopsys. "It underscores Synopsys' clear commitment to being the leading EDA supplier of system-level solutions for SoC design, software development, hardware/software integration and system validation."
The terms of the deal, which closed today, have not been disclosed.
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is a world leader in electronic design automation (EDA), supplying the global electronics market with the software, intellectual property (IP) and services used in semiconductor design, verification and manufacturing. Synopsys' comprehensive, integrated portfolio of implementation, verification, IP, manufacturing and field-programmable gate array (FPGA) solutions helps address the key challenges designers and manufacturers face today, such as power and yield management, system-to-silicon verification and time-to-results. These technology-leading solutions help give Synopsys customers a competitive edge in bringing the best products to market quickly while reducing costs and schedule risk. Synopsys is headquartered in Mountain View, California, and has more than 65 offices located throughout North America, Europe, Japan, Asia and India. Visit Synopsys online at http://www.synopsys.com/.
|
Synopsys, Inc. Hot IP
Synopsys, Inc. Hot Verification IP
Related News
- Microchip Acquires High-Level Synthesis Tool Provider LegUp to Simplify Development of PolarFire FPGA-based Edge Compute Solutions
- Microsemi Announces High-Level Synthesis Support from Synopsys
- RIKEN adopts Siemens' emulation and High-Level Synthesis platforms for next-generation AI device research
- OKI IDS adopts Siemens Catapult High-Level Synthesis platform for design and verification services
- Menta and Mentor Partner for High-Level Synthesis of Embedded FPGA IP
Breaking News
- RISC-V International Promotes Andrea Gallo to CEO
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- Keysom Unveils Keysom Core Explorer V1.0
Most Popular
- RISC-V Royalty-Driven Revenue to Exceed License Revenue by 2027
- SiFive and Kinara Partner to Offer Bare Metal Access to RISC-V Vector Processors
- Imagination Announces E-Series: A New Era of On-Device AI and Graphics
- Siemens to accelerate customer time to market with advanced silicon IP through new Alphawave Semi partnership
- Cadence Unveils Millennium M2000 Supercomputer with NVIDIA Blackwell Systems to Transform AI-Driven Silicon, Systems and Drug Design
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |